ST STM32L4 5 Series User Manual

Hash processor (HASH) RM0351
856/1830 DocID024597 Rev 5
HASH_DIN data endianness when bit swapping is disabled (DATATYPE=”00”) can be
described as following: the least significant bit of the message has to be at MSB position in
the first word entered into the hash processor, the 32nd bit of the bit string has to be at MSB
position in the second word entered into the hash processor and so on.
Figure 208. Message data swapping feature
06Y9
'$7$7<3(³´QRVZDSSLQJ
:RUG
ELW ELW
:RUG
ELW ELW
+$6+FRUHLQWHUIDFH
0 0
0 0
06%/6%
'$7$7<3(³´ELWRUKDOIZRUGVZDSSLQJ
:RUG
ELW ELW
0 0 0 0
ELW ELW
0 0 00
'$7$7<3(³´ELWRUE\WHVZDSSLQJ
0 00 0
:RUG
ELW ELW
ELW ELW
:RUG
ELW ELW
ELW ELW
'$7$7<3(³´ELWVZDSSLQJ
:RUG
ELW

ELW

ELW

ELW
ELW
ELW
:RUG
ELW

ELW

ELW

ELW
ELW
ELW
0
0
0
0
0
0
0
0
0
0
0
0
6\VWHPLQWHUIDFH
06%
/6%
+$6+FRUHLQWHUIDFH
06%
/6%
:RUG
ELW ELW ELW ELW
06%/6%
6\VWHPLQWHUIDFH
06%
/6%
6\VWHPLQWHUIDFH
+$6+FRUHLQWHUIDFH
/6%
/6%
6\VWHPLQWHUIDFH
+$6+FRUHLQWHUIDFH
/6%
0
0
0
0
06%
0
0
:RUG :RUG
ELW

ELW

ELW

ELW
ELW
ELW
06%
0
:RUG
ELW ELW
ELW ELW
:RUG
ELW ELW
ELW ELW
0
0
06%
:RUG
ELW ELW ELW ELW
0 000
:RUG
ELW ELW ELW ELW
:RUG
ELW ELW
:RUG
ELW ELW
0 0
0 0
ZULWWHQILUVW
ZULWWHQILUVW
ZULWWHQILUVW
ZULWWHQILUVW

ST STM32L4 5 Series Specifications

General

Brand	ST
Model	STM32L4 5 Series
Category	Microcontrollers
Language	English