ST STM32L4 5 Series - Figure 395. Transfer Sequence Flowchart for I2 C Master Receiver for N≤255 Bytes

Inter-integrated circuit (I2C) interface RM0351
1262/1830 DocID024597 Rev 5
Figure 395. Transfer sequence flowchart for I2C master receiver for N≤255 bytes
D^ϭϵϴϲϯsϮ
0DVWHULQLWLDOL]DWLRQ
0DVWHUUHFHSWLRQ
5HDG,&B5;'5
,&B,655;1(
"
1R
<HV
1%<7(6 1
$872(1' IRU5(67$57IRU6723
&RQILJXUHVODYHDGGUHVV
6HW,&B&567$57
1%<7(6
UHFHLYHG"
,&B,657& 
"
<HV
(QG
1R
<HV
1R
6HW,&B&567$57ZLWK
VODYHDGGHVV1%<7(6