ST STM32L4 5 Series User Manual

Flexible static memory controller (FSMC) RM0351
430/1830 DocID024597 Rev 5
Mode A - SRAM/PSRAM (CRAM) OE toggling
Figure 40. ModeA read access waveforms
1. NBL[1:0] are driven low during the read access
Figure 41. ModeA write access waveforms
!;=
./%
!$$3%4 $!4!34
-EMORYTRANSACTION
.%X
$;=
(#,+CYCLES (#,+CYCLES
.7%
.",;=
DATADRIVEN
BYMEMORY
-36
(IGH
06Y9
$>@
12(
$''6(7 '$7$67
0HPRU\WUDQVDFWLRQ
1([
'>@
+&/.F\FOHV +&/.F\FOHV
1:(
1%/>@
GDWDGULYHQE\)0&
+&/.

ST STM32L4 5 Series Specifications

General

Brand	ST
Model	STM32L4 5 Series
Category	Microcontrollers
Language	English