ST STM32L4 5 Series - Figure 220. Counter Timing Diagram, Internal Clock Divided by 1; Figure 221. Counter Timing Diagram, Internal Clock Divided by 2

DocID024597 Rev 5 885/1830
RM0351 Advanced-control timers (TIM1/TIM8)
981
Figure 220. Counter timing diagram, internal clock divided by 1
Figure 221. Counter timing diagram, internal clock divided by 2



 
 )


  

069
&.B36&
&17B(1
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHUXQGHUIORZ
FQWBXGI
8SGDWHLQWHUUXSWIODJ
8,)

069
&.B36&
&17B(1
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHUXQGHUIORZ
8SGDWHLQWHUUXSWIODJ
8,)






