ST STM32L4 5 Series - Figure 118. Dual ADC Block Diagram (1)

DocID024597 Rev 5 561/1830
RM0351 Analog-to-digital converters (ADC)
614
Figure 118. Dual ADC block diagram
(1)
1. External triggers also exist on slave ADC but are not shown for the purposes of this diagram.
2. The ADC common data register (ADC_CDR) contains both the master and slave ADC regular converted data.
06Y9
5HJXODUGDWDUHJLVWHU
ELWV
,QMHFWHGGDWDUHJLVWHUV
[ELWV
,QMHFWHG
FKDQQHOV
5HJXODU
FKDQQHOV
5HJXODUGDWDUHJLVWHU
ELWV
,QMHFWHGGDWDUHJLVWHUV
[ELWV
,QMHFWHG
FKDQQHOV
5HJXODU
FKDQQHOV
$GGUHVVGDWDEXV
$'&[B,1
'XDOPRGH
FRQWURO
0DVWHU$'&
6ODYH$'&
6WDUWWULJJHUPX[
UHJXODUJURXS
6WDUWWULJJHUPX[
LQMHFWHGJURXS
,QWHUQDODQDORJLQSXWV
,QWHUQDOWULJJHUV
,QWHUQDODQDORJLQSXWV
$'&[B,1
$'&[B,1