ST STM32L4 5 Series - Figure 47. Moded Read Access Waveforms; Figure 48. Moded Write Access Waveforms

Flexible static memory controller (FSMC) RM0351
438/1830 DocID024597 Rev 5
Mode D - asynchronous access with extended address
Figure 47. ModeD read access waveforms
Figure 48. ModeD write access waveforms
!;=
./%
!$$3%4 $!4!34
-EMORYTRANSACTION
.%X
$;=
(#,+CYCLES (#,+CYCLES
.7%
.!$6
DATADRIVEN
BYMEMORY
-36
(IGH
!$$(,$
(#,+CYCLES
06Y9
$>@
12(
$''6(7 '$7$67
0HPRU\WUDQVDFWLRQ
1([
'>@
+&/.F\FOHV +&/.F\FOHV
1:(
1$'9
GDWDGULYHQE\)0&
+&/.
$''+/'
+&/.F\FOHV