ST STM32L4 5 Series User Manual

DocID024597 Rev 5 359/1830
RM0351 Chrom-Art Accelerator™ controller (DMA2D)
391
Figure 32. DMA2D block diagram
12.3.2 DMA2D control
The DMA2D controller is configured through the DMA2D Control Register (DMA2D_CR)
which allows selecting:
The user application can perform the following operations:
• Select the operating mode
• Enable/disable the DMA2D interrupt
• Start/suspend/abort ongoing data transfers
12.3.3 DMA2D foreground and background FIFOs
The DMA2D foreground (FG) FG FIFO and background (BG) FIFO fetch the input data to
be copied and/or processed.
The FIFOs fetch the pixels according to the color format defined in their respective pixel
format converter (PFC).
-36
"'0&#

!("3,!6%
!("-!34%2
XBIT
2!-
#,54ITF
XBIT
2!-
#,54ITF
%XPANDER%XPANDER

2'"
A 
#OLORMODE
8
BITA
AMODE
A

"'
&)&/
&'0&#

%XPANDER%XPANDER
 2'"
A

#OLORMODE
8
BITA
AMODE
A

&'
&)&/
",%.$%2


A
2ED
'REEN
"LUE

/540&#
#OLORMODE
#ONVERTER

/54
&)&/
#OLOR

ST STM32L4 5 Series Specifications

General

Brand	ST
Model	STM32L4 5 Series
Category	Microcontrollers
Language	English