ST STM32L4 5 Series User Manual

Digital-to-analog converter (DAC) RM0351
616/1830 DocID024597 Rev 5
19.3 DAC functional description
19.3.1 DAC block diagram
Figure 137. DAC channel block diagram
1. The output mode controller switches between the normal mode in buffer/unbuffered configuration and the
Sample and Hold mode.
The DAC includes:
• Up to two output channels
• The DAC_OUTx can be disconnected from output pin and used as ordinary GPIO
• The DAC_OUTx can used internal pin connection to on-chip peripherals such as
comparators and OPAMPs.
• DAC output channel buffered or non buffered
• Sample and hold block and registers using LSI clock source and operational in Stop
mode for static conversion
06Y9
sZ&н
s
KŶͲĐŚŝƉ
WĞƌŝƉŚĞƌĂůƐ
džͺKhdϭ
ƵĨĨĞƌϭ

ĐŽŶǀĞƌƚĞƌϭ
džͺKhdϮ
ƵĨĨĞƌϮ
s^^
ϭϮͲďŝƚ
DKϭďŝƚƐ
d^DW>ϭ
d,K>ϭ
dZ&Z^,ϭ
^ĂŵƉůĞΘ,ŽůĚZĞŐŝƐƚĞƌƐ
KdZ/Dϭ΀ϱϬ΁ďŝƚƐ
ŽŶƚƌŽůƌĞŐŝƐƚĞƌƐ
ΘůŽŐŝĐŚĂŶŶĞůϭ
ϭϮͲďŝƚ
>^/ĐůŽĐŬ
d^>ϭ΀ϮϬ΁
ďŝƚƐ
DͺZĞƋƵĞƐƚ
d/DϲͺdZ/'
d/DϴͺdZ/'
d/DϳͺdZ/'
KŶͲĐŚŝƉ
WĞƌŝƉŚĞƌĂůƐ
d/DϱͺdZ/'
d/DϮͺdZ/'
d/DϰͺdZ/'
yd/ϵͺdZ/'
^tͺdZ/'
dZ/'
d^>Ϯ΀ϮϬ΁
ďŝƚƐ
DͺZĞƋƵĞƐƚ
d/DϲͺdZ/'
d/DϴͺdZ/'
d/DϳͺdZ/'
d/DϱͺdZ/'
d/DϮͺdZ/'
d/DϰͺdZ/'
yd/ϵͺdZ/'
^tͺdZ/'
dZ/'
KĨĨƐĞƚĐĂůŝďƌĂƚŝŽŶ
WϭƵƐ
džͺKZϮ
ŽŶƚƌŽůƌĞŐŝƐƚĞƌƐ
ΘůŽŐŝĐŚĂŶŶĞůϮ
džͺKZϭ
^ĂŵƉůĞΘ,ŽůĚZĞŐŝƐƚĞƌƐ
d^DW>Ϯ
d,K>Ϯ
dZ&Z^,Ϯ

ĐŽŶǀĞƌƚĞƌϮ
DKϮďŝƚƐ
KdZ/DϮ΀ϱϬ΁ďŝƚƐ
KĨĨƐĞƚĐĂůŝďƌĂƚŝŽŶ

ST STM32L4 5 Series Specifications

General

Brand	ST
Model	STM32L4 5 Series
Category	Microcontrollers
Language	English