Intel Arria 10 User Manual

6.16.1.3.1. Examples of Enabling the PRBS Data Checker
Example 9. Enabling the PRBS9 pattern checker in 10-bit mode
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address x00A[7:0] with the following bits: 8’b1- -
- - - - -
3. Perform a read-modify-write to address x00B[7:0] with the following bits: 8’b0010
00 - -
4. Perform a read-modify-write to address x00C[7:0] with the following bits: 8’b - - -
- 1 - - 0
5. Perform a read-modify-write to address x13F[7:0] with the following bits: 8’b - - -
- 0001
6. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
Note: A dash (-) indicates that the corresponding bit value should not be modified
Example 10. Enabling the PRBS31 pattern checker in 64-bit mode
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address x00A[7:0] with the following bits: 8’b1- -
- - - - -
3. Perform a read-modify-write to address x00B[7:0] with the following bits: 8’b0000
11 - -
4. Perform a read-modify-write to address x00C[7:0] with the following bits: 8’b - - -
- - - - 1
5. Perform a read-modify-write to address x13F[7:0] with the following bits: 8’b - - -
- 1110
6. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
Note: A dash (-) indicates that the corresponding bit value should not be modified
Use the PRBS soft accumulators to count the number of accumulated bits and errors
when the hard PRBS blocks are used. For more details about using the accumulators
and reading the error values, refer to the "PRBS Soft Accumulators" section.
Related Information
• PRBS Soft Accumulators on page 547
• Steps to Perform Dynamic Reconfiguration on page 516
6.16.1.4. Enabling the PRBS Checker in bonded designs
You must perform a sequence of read-modify-writes to addresses 0x00A, 0x00B,
0x00C, 0x13F, 0x111 and to enable the PRBS data checker in bonded designs. To
enable the PRBS checker, follow these steps:
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-01143 | 2018.06.15
Intel
®
Arria
®
10 Transceiver PHY User Guide
557

Intel Arria 10 Specifications

General

Transceiver Data Rate	Up to 17.4 Gbps
Transceiver Protocols Supported	CPRI, JESD204B
Transceiver Power Consumption	Varies depending on configuration and data rate. Refer to Intel Arria 10 device power estimation tools.
Transceiver Features	Clock data recovery
Power Consumption per Channel	Varies depending on data rate and equalization settings. Refer to Intel Arria 10 device power estimation tools.
Transceiver Type	FPGA integrated transceiver
Operating Temperature Range	-40°C to 100°C (Industrial)
Number of Transceiver Channels	up to 96 full-duplex