ST STM32F102 series User Manual

Advanced-control timers (TIM1&TIM8) RM0008
264/690
12.4.10 Counter (TIMx_CNT)
Address offset: 0x24
Reset value: 0x0000
12.4.11 Prescaler (TIMx_PSC)
Address offset: 0x28
Reset value: 0x0000
12.4.12 Auto-reload register (TIMx_ARR)
Address offset: 0x2C
Reset value: 0x0000
1514131211109876543210
CNT[15:0]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits 15:0 CNT[15:0]: Counter Value.
1514131211109876543210
PSC[15:0]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits 15:0 PSC[15:0]: Prescaler Value.
The counter clock frequency (CK_CNT) is equal to f
CK_PSC
/ (PSC[15:0] + 1).
PSC contains the value to be loaded in the active prescaler register at each update event (including
when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when
configured in “reset mode”).
1514131211109876543210
ARR[15:0]
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits 15:0 ARR[15:0]: Prescaler Value.
ARR is the value to be loaded in the actual auto-reload register.
Refer to the Section 12.3.1: Time-base unit on page 209 for more details about ARR update and
behavior.
The counter is blocked while the auto-reload value is null.

ST STM32F102 series Specifications

General

Brand	ST
Model	STM32F102 series
Category	Microcontrollers
Language	English