EasyManuals Logo

ST STM32F102 series User Manual

ST STM32F102 series
690 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #524 background imageLoading...
Page #524 background image
Controller area network (bxCAN) RM0008
524/690
CAN receive FIFO 1 register (CAN_RF1R)
Address offset: 0x10
Reset value: 0x00
Bit 31:6 Reserved, forced by hardware to 0.
Bit 5 RFOM0: Release FIFO 0 Output Mailbox
Set by software to release the output mailbox of the FIFO. The output mailbox can only be released
when at least one message is pending in the FIFO. Setting this bit when the FIFO is empty has no
effect. If at least two messages are pending in the FIFO, the software has to release the output
mailbox to access the next message.
Cleared by hardware when the output mailbox has been released.
Bit 4 FOVR0: FIFO 0 Overrun
This bit is set by hardware when a new message has been received and passed the filter while the
FIFO was full.
This bit is cleared by software.
Bit 3 FULL0: FIFO 0 Full
Set by hardware when three messages are stored in the FIFO.
This bit is cleared by software.
Bit 2 Reserved, forced by hardware to 0.
Bits 1:0 FMP0[1:0]: FIFO 0 Message Pending
These bits indicate how many messages are pending in the receive FIFO.
FMP is increased each time the hardware stores a new message in to the FIFO. FMP is decreased
each time the software releases the output mailbox by setting the RFOM0 bit.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Reserved
1514131211109876543210
Reserved
RFOM
1
FOVR
1
FULL1 Res. FMP1[1:0]
Res. rs rc_w1 rc_w1 r r
Bits 31:6 Reserved, forced by hardware to 0.
Bit 5 RFOM1: Release FIFO 1 Output Mailbox
Set by software to release the output mailbox of the FIFO. The output mailbox can only be released
when at least one message is pending in the FIFO. Setting this bit when the FIFO is empty has no
effect. If at least two messages are pending in the FIFO, the software has to release the output
mailbox to access the next message.
Cleared by hardware when the output mailbox has been released.
Bit 4 FOVR1: FIFO 1 Overrun
This bit is set by hardware when a new message has been received and passed the filter while the
FIFO was full.
This bit is cleared by software.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F102 series and is the answer not in the manual?

ST STM32F102 series Specifications

General IconGeneral
BrandST
ModelSTM32F102 series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals