EasyManuals Logo

ST STM32F102 series User Manual

ST STM32F102 series
690 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #526 background imageLoading...
Page #526 background image
Controller area network (bxCAN) RM0008
526/690
CAN error status register (CAN_ESR)
Address offset: 0x18
Reset value: 0x00
Bit 7 Reserved, forced by hardware to 0.
Bit 6 FOVIE1: FIFO Overrun Interrupt Enable
0: No interrupt when FOVR is set.
1: Interrupt generation when FOVR is set.
Bit 5 FFIE1: FIFO Full Interrupt Enable
0: No interrupt when FULL bit is set.
1: Interrupt generated when FULL bit is set.
Bit 4 FMPIE1: FIFO Message Pending Interrupt Enable
0: No interrupt generated when state of FMP[1:0] bits are not 00b.
1: Interrupt generated when state of FMP[1:0] bits are not 00b.
Bit 3 FOVIE0: FIFO Overrun Interrupt Enable
0: No interrupt when FOVR bit is set.
1: Interrupt generated when FOVR bit is set.
Bit 2 FFIE0: FIFO Full Interrupt Enable
0: No interrupt when FULL bit is set.
1: Interrupt generated when FULL bit is set.
Bit 1 FMPIE0: FIFO Message Pending Interrupt Enable
0: No interrupt generated when state of FMP[1:0] bits are not 00b.
1: Interrupt generated when state of FMP[1:0] bits are not 00b.
Bit 0 TMEIE: Transmit Mailbox Empty Interrupt Enable
0: No interrupt when RQCPx bit is set.
1: Interrupt generated when RQCPx bit is set.
Note: refer to Section 21.5: bxCAN interrupts.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
REC[7:0] TEC[7:0]
rrrrrrrrrrrrrrrr
1514131211109876543210
Reserved LEC[2:0] Res. BOFF EPVF EWGF
Res. rw rw rw r r r
Bits 31:24 REC[7:0]: Receive Error Counter
The implementing part of the fault confinement mechanism of the CAN protocol. In case of an error
during reception, this counter is incremented by 1 or by 8 depending on the error condition as
defined by the CAN standard. After every successful reception the counter is decremented by 1 or
reset to 120 if its value was higher than 128. When the counter value exceeds 127, the CAN
controller enters the error passive state.
Bits 23:16 TEC[7:0]: least significant byte of the 9-bit Transmit Error Counter
The implementing part of the fault confinement mechanism of the CAN protocol.
Bits 15:7 Reserved, forced by hardware to 0.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F102 series and is the answer not in the manual?

ST STM32F102 series Specifications

General IconGeneral
BrandST
ModelSTM32F102 series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals