EasyManuals Logo

ST STM32G471 User Manual

ST STM32G471
2126 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #2072 background imageLoading...
Page #2072 background image
USB Type-C™ / USB Power Delivery interface (UCPD) RM0440
2072/2126 RM0440 Rev 4
46.7.6 UCPD interrupt clear register (UCPD_ICR)
Address offset: 0x018
Reset value: 0x0000 0000
Writing to this register is only effective when the peripheral is enabled (UCPDEN = 1).
Bit 2 TXMSGSENT: Message transmission completed
The flag indicates the completion of packet transmission. It is cleared by setting the
TXMSGSENTCF bit.
0: No Tx message completed
1: Tx message completed
In the event of a message transmission interrupted by a Hard Reset, the flag is not raised.
Bit 1 TXMSGDISC: Message transmission discarded
The flag indicates that a message transmission was dropped. The flag is cleared by setting
the TXMSGDISCCF bit.
0: No Tx message discarded
1: Tx message discarded
Transmission of a message can be dropped if there is a concurrent receive in progress or at
excessive noise on the line. After a Tx message is discarded, the flag is only raised when the
CC line becomes idle.
Bit 0 TXIS: Transmit interrupt status
The flag indicates that the UCPD_TXDR register is empty and new data write is required (as
the amount of data sent has not reached the payload size defined in the TXPAYSZ bitfield).
The flag is cleared with the data write into the UCPD_TXDR register.
0: New Tx data write not required
1: New Tx data write required
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
FRSEVTCF
Res. Res. Res. Res.
w
1514131211109876543210
TYPECEVT2CF
TYPECEVT1CF
Res.
RXMSGENDCF
RXOVRCF
RXHRSTDETCF
RXORDDETCF
Res. Res.
TXUNDCF
HRSTSENTCF
HRSTDISCCF
TXMSGABTCF
TXMSGSENTCF
TXMSGDISCCF
Res.
ww wwww wwwwww
Bits 31:21 Reserved, must be kept at reset value.
Bit 20 FRSEVTCF: FRS event flag (FRSEVT) clear
Setting the bit clears the FRSEVT flag in the UCPD_SR register.
Bits 19:16 Reserved, must be kept at reset value.
Bit 15 TYPECEVT2CF: Type-C CC2 line event flag (TYPECEVT2) clear
Setting the bit clears the TYPECEVT2 flag in the UCPD_SR register
Bit 14 TYPECEVT1CF: Type-C CC1 event flag (TYPECEVT1) clear
Setting the bit clears the TYPECEVT1 flag in the UCPD_SR register

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32G471 and is the answer not in the manual?

ST STM32G471 Specifications

General IconGeneral
BrandST
ModelSTM32G471
CategoryMicrocontrollers
LanguageEnglish

Related product manuals