RM0440 Rev 4 601/2126
RM0440 Analog-to-digital converters (ADC)
724
21 Analog-to-digital converters (ADC)
21.1 Introduction
This section describes the implementation of up to 5 ADCs:
• ADC1 and ADC2 are tightly coupled and can operate in dual mode (ADC1 is master).
• ADC3 and ADC4 are tightly coupled and can operate in dual mode (ADC3 is master).
• ADC5 is controlled independently.
Each ADC consists of a 12-bit successive approximation analog-to-digital converter.
Each ADC has up to 19 multiplexed channels. A/D conversion of the various channels can
be performed in single, continuous, scan or discontinuous mode. The result of the ADC is
stored in a left-aligned or right-aligned 16-bit data register.
The ADCs are mapped on the AHB bus to allow fast data handling.
The analog watchdog features allow the application to detect if the input voltage goes
outside the user-defined high or low thresholds.
A built-in hardware oversampler allows to improve analog performances while off-loading
the related computational burden from the CPU.
An efficient low-power mode is implemented to allow very low consumption at low
frequency.
To Next Page
Loading...
Need help?
General
