EasyManuals Logo

ST STM32G471 User Manual

ST STM32G471
2126 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1981 background imageLoading...
Page #1981 background image
RM0440 Rev 4 1981/2126
RM0440 FD controller area network (FDCAN)
2008
44.4.9 FDCAN timestamp counter value register (FDCAN_TSCV)
Address offset: 0x0024
Reset value: 0x0000 0000
Note: A “wrap around” is a change of the Timestamp Counter value from non-0 to 0 that is not
caused by write access to TSCV.
Bits 31:20 Reserved, must be kept at reset value.
Bits 19:16 TCP[3:0]: Timestamp counter prescaler
Configures the timestamp and timeout counters time unit in multiples of CAN bit times
[1 … 16].
The actual interpretation by the hardware of this value is such that one more than the value
programmed here is used.
In CAN FD mode the internal timestamp counter TCP does not provide a constant time base
due to the different CAN bit times between arbitration phase and data phase. Thus CAN FD
requires an external counter for timestamp generation (TSS = 10).
These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit
0 [INIT] of CCCR register are set to 1.
Bits 15:2 Reserved, must be kept at reset value.
Bits 1:0 TSS[1:0]: Timestamp select
00: Timestamp counter value always 0x0000
01: Timestamp counter value incremented according to TCP
10: External timestamp counter from TIM3 value (tim3_cnt[0:15])
11: Same as 00.
These are protected write (P) bits, write access is possible only when the bit 1 [CCE] and bit
0 [INIT] of CCCR register are set to 1.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
TSC[15:0]
rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w
Bits 31:16 Reserved, must be kept at reset value.
Bits 15:0 TSC[15:0]: Timestamp counter
The internal/external timestamp counter value is captured on start of frame (both Rx and Tx).
When TSCC[TSS] = 01, the timestamp counter is incremented in multiples of CAN bit times
[1 … 16] depending on the configuration of TSCC[TCP]. A wrap around sets interrupt flag
IR[TSW]. Write access resets the counter to 0.
When TSCC.TSS = 10, TSC reflects the external timestamp counter value. A write access
has no impact.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32G471 and is the answer not in the manual?

ST STM32G471 Specifications

General IconGeneral
BrandST
ModelSTM32G471
CategoryMicrocontrollers
LanguageEnglish

Related product manuals