EasyManuals Logo

STMicroelectronics STM32WL5 Series User Manual

STMicroelectronics STM32WL5 Series
1450 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1353 background imageLoading...
Page #1353 background image
RM0453 Rev 5 1353/1450
RM0453 Debug support (DBG)
1435
There are four event channels in the CTM, thus enabling up to four, parallel, bidirectional
connections between trigger inputs and outputs on different CTIs. To connect input number
m on CTIx to output number n on CTIy, the input must be connected to an event channel p
using the CTI_INENRm register of CTIx. The same channel p must be connected to the
output using the CTI_OUTENRn register of CTIy.
Note: This applies even if the input and output belong to the same CTI.
An input can be connected to more than one channel (up to four), so an input can be routed
to several outputs. Similarly, an output can be connected to several inputs. It is also possible
to connect several inputs/outputs to the same channel.
Figure 389. Mapping trigger inputs to outputs
Example configurations
When either CPU core hits a breakpoint, the other core is stopped. Restart the two cores
synchronously.
To stop both cores when one of them stops, the HALTED output of each core must be
connected to the EDBGRQ input of the opposite core.
As shown in Table 272 and Table 274, the HALTED signal from the CPU2 is connected to
input 0 of the CPU2 CTI and the same signal from the CPU1 is connected to the same input
on the CPU1 CTI. Hence the CTI_IENR0 register is programmed on each CTI to connect
these inputs to a CTM channel (such as channel 0).
As shown in Table 273 and Table 275, the EDBGRQ signals to the CPUs are connected to
output 0 of the respective CTIs. The CTI_OUTENR0 register is then programmed on each
CTI to connect these outputs to the same CTM channel.
3 - - Not used
4 - - Not used
5 - - Not used
6 - - Not used
7 DBGRESTART CPU1 CPU1 restart request - CPU1 exits debug mode
Table 275. CPU1 CTI outputs (continued)
No. Source signal Source component Comments
MSv60370V1
CTI_INENRm = p CTI_OUTENRn = p
Channel p
Channel q
Channel r
Channel s
Input m Output n
CTIx CTIyCTM

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the STMicroelectronics STM32WL5 Series and is the answer not in the manual?

STMicroelectronics STM32WL5 Series Specifications

General IconGeneral
BrandSTMicroelectronics
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals