RM0453 Rev 5 1385/1450
RM0453 Debug support (DBG)
1435
38.9.11 FPB CoreSight component identity register 2 (FPB_CIDR2)
Address offset: 0xFF8
Reset value: 0x0000 0005
38.9.12 FPB CoreSight component identity register 3 (FPB_CIDR3)
Address offset: 0xFFC
Reset value: 0x0000 00B1
38.9.13 CPU1 FPB register map
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res. Res. Res. Res. Res. Res. Res. Res. PREAMBLE[19:12]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 PREAMBLE[19:12]: component ID bits [23:16]
0x05: Common ID value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res. Res. Res. Res. Res. Res. Res. Res. PREAMBLE[27:20]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 PREAMBLE[27:20]: component ID bits [31:24]
0xB1: Common ID value
Table 279. CPU1 FPB register map and reset values
Offset Register name
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0x000
FPB_CTRLR
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
Res.
NUM_CODE[6:4]
NUM_LIT[3:0]
NUM_CODE[3:0]
Res.
Res.
KEY
ENABLE
Reset value 00000100110 00
To Next Page
Loading...
Need help?
General
