EasyManuals Logo

STMicroelectronics STM32WL5 Series User Manual

STMicroelectronics STM32WL5 Series
1450 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1321 background imageLoading...
Page #1321 background image
RM0453 Rev 5 1321/1450
RM0453 Debug support (DBG)
1435
Table 267. Debug port registers
Address
A(3:2)
value
R/W Description
0x0 00
R
DP_DIPDR register (see Section 38.4.1)
Contains the IDCODE for the debug port.
W
DP_ABORTR register
(1)
(see Section 38.4.2)
Aborts the current AP transaction. This register is also used to clear the error flags in the
DP_CTRLSTATR register.
0x4 01 R/W
If DP_SELECTR.DPBANKSEL = 0, DP_CTRLSTATR register (see Section 38.4.3)
Controls the DP and provides status information.
If DP_SELECTR.DPBANKSEL = 1, DP_DLCR register
(2)
(see Section 38.4.4)
Controls the operating mode of the SWD data link.
If DP_SELECTR.DPBANKSEL = 2, DP_TARGETIDR register (see Section 38.4.5)
Provides target identification information.
If DP_SELECTR.DPBANKSEL = 3, DP_DLPIDR register
(2)
(see Section 38.4.6)
Provides the SWD protocol version.
0x8 10
R
DP_RESENDR register
(2)
(see Section 38.4.7)
Returns the value returned by the last AP read or DP_RDBUFFR read. Used in the event
of a corrupted read transfer.
W
DP_SELECTR register (see Section 38.4.8)
Selects the access port, access port register bank, and DP register at address 0x4.
0xC 11
R
DP_BUFFR register (see Section 38.4.9)
Via JTAG-DP - Used to allow the debugger to get the final result after a sequence of
operations (without requesting new JTAG-DP operation).
Via SW-DP - Contains the result of the preceding AP read access, allowing a new AP
access to be avoided.
W
DP_TARGETSELR register
(2)
(see Section 38.4.10)
On a write to DP_TARGETSELR immediately following a line reset sequence, the target
is selected if both the following conditions are met:
Bits [31:28] match bits [31:28] in the DP_DLPIDR register.
Bits [27:0] match bits [27:0] in the DP_TARGETIDR register.
Writing any other value de-selects the target. Debug tools must write 0xFFFFFFFF to de-
select all targets. This is an invalid TARGETID value. All other invalid TARGETID values
are reserved.
1. Access to the DP_ABORTR register from the JTAG-DP is done using the ABORT instruction.
2. Only accessible via SW-DP. Register is “reserved” via JTAG-DP.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the STMicroelectronics STM32WL5 Series and is the answer not in the manual?

STMicroelectronics STM32WL5 Series Specifications

General IconGeneral
BrandSTMicroelectronics
ModelSTM32WL5 Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals