RM0453 Rev 5 471/1450
RM0453 Direct memory access controller (DMA)
479
Setting any of the DSEC or SSEC bits must be performed by a secure write access to this
register.
Except SECM and PRIV control bits, any other register field is non-readable by a
non-secure software if the SECM bit is set, and non-readable by an unprivileged software if
the PRIV bit is set.
The register fields/bits PRIV, DSEC, SSEC, SECM,MEM2MEM, PL[1:0], MSIZE[1:0],
PSIZE[1:0], MINC, PINC, and DIR are read-only when EN = 1.
The states of MEM2MEM and CIRC bits must not be both high at the same time.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. PRIV DSEC SSEC SECM Res.
rw rw rw rw
1514131211109876543210
Res.
MEM2
MEM
PL[1:0] MSIZE[1:0] PSIZE[1:0] MINC PINC CIRC DIR TEIE HTIE TCIE EN
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits 31:21 Reserved, must be kept at reset value.
Bit 20 PRIV: Privileged mode
This bit can only be set and cleared by a privileged software.
0: Disabled
1: Enabled
This bit must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN = 1).
Bit 19 DSEC: Security of the DMA transfer to the destination
This bit can only be read, set or cleared by a secure software. It must be a privileged software
if the channel is in privileged mode.
This bit is cleared by hardware when the securely written data bit 17 is cleared (on a secure
reconfiguration of the channel as non -secure).
A non-secure read to this secure configuration bit returns 0.
A non-secure write of 1 to this secure configuration bit has no impact on the register setting
and an illegal access pulse is asserted.
Destination (peripheral or memory) of the DMA transfer is defined by the direction DIR
configuration bit.
0: Non-secure DMA transfer to the destination
1: Secure DMA transfer to the destination
This bit must not be written when the channel is enabled (EN = 1).
It is read-only when the channel is enabled (EN = 1).
To Next Page
Loading...
Need help?
General
