A-4
AMD-K5 Processor Technical Reference Manual 18524C/0—Nov1996
PBREQ x Private Bus Request
PCD x x Page Cache Disable
PCHK
x x Parity Check
PEN
x x Parity Enable
PHIT
xPrivate Hit
PHITM
x Private Hit to Modified Line
PICCLK x PIC clock, 5 V-Tolerant
PRDY x x Probe Ready
PWT x x Page Writethrough
R/S
x x Run or Stop
RESET x x Reset
SCYC x x Misaligned Transfer
SMI
x x System Management Interrupt
SMIACT
x x System Management Interrupt Active
STPCLK
x x Stop Clock
TCK x x Test Access Port (TAP) Clock
TDI x x Test Access Port (TAP) Data In
TDO x x Test Access Port (TAP) Data Out
TMS x x Test Access Port (TAP) Test Mode Select
TRST
x x Test Access Port (TAP) Reset
W/R
x x Write or Read Cycle
WB/WT
x x Writeback or Writethrough
Table A-1. AMD-K5 and Pentium Processor Signal Comparison (continued)
Signal
Pentium
(735\90,
815\100)
AMD-K5 Function
To Next Page
Loading...
