Debug support (DBG) RM0453
1418/1450 RM0453 Rev 5
38.13.4 CPU2 ROM1 CoreSight peripheral identity register 1
(C2ROM1_PIDR1)
Address offset: 0xFE4
Reset value: 0x0000 00B4
38.13.5 CPU2 ROM1 CoreSight peripheral identity register 2
(C2ROM1_PIDR2)
Address offset: 0xFE8
Reset value: 0x0000 000B
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
Res. Res. Res. Res. Res. Res. Res. Res. JEP106ID[3:0] PARTNUM[11:8]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:4 JEP106ID[3:0]: JEP106 identity code bits [3:0]
0xB: Arm
®
JEDEC code
Bits 3:0 PARTNUM[11:8]: part number bits [11:8]
0x4: Cortex
®
-M0+processor ROM table
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
Res. Res. Res. Res. Res. Res. Res. Res. REVISION[3:0] JEDEC JEP106ID[6:4]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:4 REVISION[3:0]: component revision number
0x0: rev r0p0
Bit 3 JEDEC: JEDEC assigned value
1: Designer ID specified by JEDEC
Bits 2:0 JEP106ID[6:4]: JEP106 identity code bits [6:4]
0x3: Arm
®
JEDEC code
To Next Page
Loading...
Need help?
General
