RM0453 Rev 5 1359/1450
RM0453 Debug support (DBG)
1435
CTI trigger out status register (CTI_TRGOSTSR)
Address offset: 0x134
Reset value: 0x0000 0000
CTI channel in status register (CTI_CHINSTSR)
Address offset: 0x138
Reset value: 0x0000 0000
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 TRIGINSTATUS[7:0]: trigger input status
There is one bit of the register for each CTITRIGIN input. When a bit is set to 1, it indicates
that the corresponding trigger input is active. When it is set to 0, the corresponding trigger
input is inactive.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
Res. Res. Res. Res. Res. Res. Res. Res. TRIGOUTSTATUS[7:0]
rrrrrrrr
Bits 31:8 Reserved, must be kept at reset value.
Bits 7:0 TRIGOUTSTATUS[7:0]: trigger output status
There is one bit of the register for each CTITRIGOUT output. When a bit is set to 1, it
indicates that the corresponding trigger output is active. When it is set to 0, the corresponding
trigger output is inactive.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. CHINSTATUS[3:0]
rrrr
Bits 31:4 Reserved, must be kept at reset value.
Bits 3:0 CHINSTATUS[3:0]: channel input status
There is one bit of the register for each channel input. When a bit is set to 1, it indicates that
the corresponding channel input is active. When it is set to 0, the corresponding channel
input is inactive.
To Next Page
Loading...
Need help?
General
