RFL Electronics GARD 8000 - Figure 10-1. GARD 8000 PLC FSK Block Diagram

To Next Page

To Previous Page

Power Line Carrier

GARD 8000 SYS RFL Electronics

April 23, 2015 10-4 973.334.3100

Midplane

Interface

Circuit

FPGA Circuit

Transceiver

Circuit

Control

Bus

Logic Bus

10W

Power

Amp

RX Atten.

TX Filter

Digital Module

Analog Module

Existing GARD Hardware

Controller/Logic +/-18V Power Supply

Discrete I/O

Skewed

Hybrid

Balance

Network

RPM

Line I/F

Components

TX Power Monitor

Figure 10-1. GARD 8000 PLC FSK Block Diagram

Main Page

Section 12. Audio Tone17
Section 1. Product Information23
Section 2. Applications25
Figure 2-1. Web Bro Wser Interface Overview26
Ga Rd 8000 a Rchitecture27
Figure 2-2. GA RD 8000 3U Chassis Front and Rear View28
Figure 2-4. GA RD 8000 Conceptual Design30
Figure 2-5. Front and Rear of 3U Chassis32
Figure 2-6. GA RD 8000 DC Connection Diagram, 3U Distance Relay Plus Teleprotection System33
Ga Rd 8000 Base System34
Figure 2-7. Alarm Configurat Ions35
Figure 2-8. Antenna36
Figure 2-9. Programmable Led's, 3U Chassis38
Figure 2-10. Programmable Led's, 6U Chassis39
Figure 2-11. Typical LED Color Configuration for a GA RD 8000 with a PLC FSK Module40
Communication Interfa Ces42
Figure 2-13. T1/ E1Drop and Insert and Terminal Pass Thru44
System Sequence of Events Recording (Soe)46
Teleprotection System47
Distance Protection Termina L48
Current Differential Protection49
Aux Comm Unications Channel50
Figure 2-14. Typical GA RD 8000 Aux Co Mmunication Channel Applicat Ion51
Remote Service Cha Nnel52
Section 3. Technica L Data55
Communication Interfa Ces Specifications57
Current Differentia L Specifications59
Pow er Line Carrier Specifications60
Specifications for the 9508 Rf Chassis (Option)61
Ga Rd M Etering M Odule Specifications62
Ga Rd Telem Etry T Ransm Itter M Odule Specifications63
Section 4. Installat Ion a Nd Commissioning65
M Ounting66
Figure 4-1. Mounting Dimensions for GA RD 800067
Ventilation68
Connections69
Figure 4-2. Location of Protective Earth Stud71
Figure 4-3. Location of TB172
Figure 4-4. Location of Synchronous Mu Lti-P Rotocol Interface73
Figure 4-5. Pin-Outs RS-449, X.21, V.3574
Figure 4-6. Pin-Outs G.70375
Figure 4-8. Pin-Outs, RS-23276
Figure 4-10. Terminal Block Connections, Metering Module77
Table 4-3. GA RD 8000 Modules, General in Formation79
Commissioning Procedures80
Figure 4-12. Power Supply I/ O Module (Teleprotection Co Mmissioning)82
Figure 4-13. GARD 8000 Controller Module (Teleprotection Co Mmissioning)83
Table 4-4. Front Port Ethernet Led's85
Figure 4-14. Power Supply I/ O Module (Audio-Tone Co Mmissioning)95
Figure 4-15. GARD 8000 Controller Module (Audio-Tone Co Mmissioning)96
Figure 4-16. PLC Analog Module Test Points110
Figure 4-17. Location of 50W Power a Mp Lifie R114
Figure 4-18. 50W Power a Mplifier Circuit Board115
Figure 4-19. PLC Rear of 50W RF Chassis116
Figure 4-20. GARD 8000 Controller Module (Co Mmissioning, Current Diff)119
Figure 4-21. Current Diff. Relay Wiring120
Section 5 August141
Figure 5-2. Front View of the 6U Chassis Showing Location of the RJ-45 Port142
Figure 5-3. Rear View of 6U Chassis Showing Location of RJ-45 (O R Fiber Optic) and RS-232 Ports143
Figure 5-4. Front View of 3U Chassis Showing the Location of the RJ-45 Port144
Figure 5-6. Co Mmunication Overview (Typical)145
Ethernet a Ccess146
Figure 5-8. GA RD Login Access147
Figure 5-9. TCP/IP Address Setup148
Table 5-3. Rear Ethernet Port Leds149
Chassis Configuration Status Pa Ge157
Figure 5-11. Typical Chassis Configuration Status Page for 6U Chassis158
Front Pa Nel of System Displa y with Tps Module159
Figure 5-13. Touch Screen Orientation160
Figure 5-15. TSD LED Labels161
Figure 5-16. Measured Values162
Figure 5-17. Events Log (Soe's)163
Figure 5-18. TSD Push Button Interface Configuration164
Figure 5-19. TSD Push Button Interface165
Passwords a Nd Security166
Figure 5-22. Access Administration Page167
Figure 5-23. W EB/FTP Server Ad Min Istration Page169
Table 5-4. Security Levels170
Figure 5-24. User Access Web Page172
Figure 5-25. User Access Log173
Rem Ote Service Channels174
Figure 5-27. Remote Service Examp Le175
Figure 5-28. Remote Service Channel, Co Mmunication Time Slot Configuration176
Figure 5-29. Remote Service Channel, Set-Up GA RD (A)177
Figure 5-30. Remote Service Channel, Set-Up GA RD (B)178
Guidelines for Configuring a Pc for Ip Networks179
Figure 5-31. Obtain an IP Address Automatically180
Figure 5-33. Internet Protocol Version181
Figure 5-34. Entering the IP Address182
Figure 5-35. Local Area Connections Properties183
Figure 5-36. Internet Protocol Properties/Ip Address184
Section 7 April185
Figure 6-1. Module Placement in GA RD 8000 3U Chassis186
Figure 6-2. Module Placement in GA RD 8000 6U Chassis187
Controller Module188
Figure 6-3. Controls and Indicators Locator Drawing for Controller Module189
Table 6-2. Controls and Indicators for the GA RD 8000 Controller Module190
Table 6-3. Web Page, Controller Card, Status Color Codes193
Displa y with Tps M Odule194
Figure 6-5. Controls and Indicators Locator Drawing for Display with TPS Module196
Table 6-4. Controls and Indicators for the GA RD 8000 Display with TPS Module197
Digita L Tps Module198
Audio Tone Tps Module199
Table 6-6. Ju Mper Settings and Switch Function for the GA RD 8000 Audio Tone TPS Module200
Pow er Line Carrier Modules201
Table 6-8. PLC Analog Module Assembly Part Nu Mbers (500935)202
Figure 6-8. PLC Digital Module203
Table 6-10. Ju Mper Settings and Switch Function for the GA RD 8000 PLC Dig Ital Module204
Figure 6-9. PLC Analog Module Top View206
Figure 6-10. PLC Analog Module Panel View207
System I/ O M Odules210
Figure 6-12. GARD 8000 6U System I/O Modules , Rear Panel V Iews211
Figure 6-13. GARD 8000 6U System I/O Module, Board V Iew Showing Ju Mper Locations212
Figure 6-14. GARD 8000 3U System I/O Modules, Rear Panel Views213
Figure 6-15. GARD 8000 3U System I/O Module, Board V Iew Showing Ju Mper Locations214
Discrete I/O Base Module and I/O M Odules215
Figure 6-17. Co Mponent Side of Input Unit (500805)216
Figure 6-18. Top and Rear V Iews of Discrete I/ O Base Module217
Figure 6-19. Co Mponent Side of Relay Output Unit (500815)219
Figure 6-20. Top and Rear V Iew O F Discrete I/O Base Module220
Comms I/ O Base Module and Comms M Odules221
Table 6-15. Characteristics of GA RD 8000 Long Haul Fiber Units222
Figure 6-21. Top and Front Views of Co Mms I/O Base Module223
Pow er Supply M Odule224
Table 6-18. GA RD Po Wer Supply Modules, General Informat Ion225
Table 6-19. GA RD 8000 Po Wer Supply Specificat Ions226
Figure 6-23. Power Supply I/ O Module, Rear Panel View227
Figure 6-24. Optional Power Supply I/ O Module, G.703 Interface Rear Panel View228
Ga Rd System a Larms229
Figure 6-25. a Larm Configurations Web Page231
Table 6-22. GA RD Module Level Alarms232
Midplane234
Figure 6-26. Current Limit I/O Module Terminal Block Connections235
Telem Etry Tra Nsmitter M Odule236
Section 7. Chassis Configuration Settings237
M Odule Settings238
Figure 7-2. Chassis Configuration Settings Web Page for 6U Chassis with Redundancy239
Figure 7-3. Input Card in Slot #2 Rear Left Web Page240
Figure 7-4. Chassis Configuration Settings Web Page242
Figure 7-5. Relay Output Card in Slot #4 Rear Left Web Page243
Figure 7-6. Chassis Configuration Settings Web Page245
Figure 7-7. Co Mmunications System Configuration Web Page246
Figure 7-8. Co Mmunications System Status250
Figure 7-9. Digital Interface Status251
Figure 7-10. Chassis Configuration Settings Web Page254
Figure 7-11. Teleprotection Channel Configuration at Slot #1 Front Web Page255
Figure 7-12. Teleprotection Channel Configuration at Slot #1 Front Web Page256
Figure 7-13. TPS Channel 1 Slot #1 Front Web Page257
Figure 7-14. TPS Status260
Figure 7-15. Chassis Configuration Settings Web Page (96-Bit System)263
Figure 7-17. Chassis Configuration Settings Web Page266
Figure 7-18. Co Mmun Ications System Configuration Web Page267
Figure 7-19. Co Mmun Ications Time Slot Configurat Ion Web Page268
Figure 7-20. Co Mmun Ications Time Slot Configurat Ion Web Page (96 -Bit)269
Figure 7-21. 96-Bit Telep Rotection Web Page270
Figure 7-22. Async Co Mms Configuration273
Table 7-1. Timeslot Baud Rate274
Table 7-2. Character Formats275
Figure 7-24. Async Co Mms Channel Settings276
Figure 7-25. Async Co Mms Status Web Page277
Figure 7-26. Co Mmun Ications Time Slot Configurat Ion Web Page for Async Co Mms Module278
Figure 7-27. Chassis Configuration Settings Web Page279
Figure 7-28. Audio Tone Configuration Web Page280
Figure 7-29. Audio Tone General Settings Web Page281
Figure 7-30. Audio Tone Channel 1 Settings Web Page283
Table 7-3. Reco Mmended Security Timer Settings286
Figure 7-31. Audio Tone Status Web Page287
Figure 7-32. Audio Tone, General Status Web Page288
Figure 7-33. Audio Tone, Channel Status Web Page290
Figure 7-34. Audio Tone, Modem Status Web Page292
Figure 7-35. Chassis Configuration Settings Web Page294
Figure 7-36. Power Line Carrier Configuration Web Page295
Figure 7-37. Power Line Carrier General Settings Web Page296
Figure 7-38. Receiver Operating Range and Dynamic Range301
Figure 7-39. Power Line Carrier Checkback Settings (On-Off Only) Web Page302
Figure 7-40. PLC Status Web Page304
Figure 7-41. PLC General Status Web Page305
Figure 7-42. PLC Counter Values Web Page308
Figure 7-43. Telemetry Transmitter Module Settings310
Table 7-5. Telemetry Analog Gain311
Figure 7-44. Telemetry Transmitter Module Status312
System la Bels and Triggers313
Figure 7-46. System Configuration Web Page314
Table 7-6. Clock Quality Level Indication315
Figure 7-47. Time Settings Web Page316
Figure 7-48. System Labels and Triggers – LED Logic Assignments317
Figure 7-50. Input Card in Slot#2 Rear Left Web Page319
Figure 7-51. System Labels and Triggers – SOE Triggers and Labels320
Figure 7-53. Sequence of Events, Text Download323
Figure 7-54. System Counters Web Page324
Figure 7-55. System Labels and Triggers – Logic Bit Labels325
Figure 7-57. System Labels and Triggers – Edit HMI Labels327
A Larm Configuration329
Figure 7-60. a Larm Configurations Web Page330
Table 7-7. Bit Error Rate Threshold Settings332
File Operations334
Figure 7-62. Send File to GA RD 8000 Web Page335
Figure 7-64. Save File to PC Web Page339
System Logic Configuration342
Figure 7-66. Input Mapping Web Page (Typical)343
Figure 7-67. Input Mapping Web Page (Typical)344
Figure 7-68. System Logic Configuration Web Page345
Figure 7-69. Output Mapping Web Page (Typical)346
Figure 7-70. System Logic Configuration Web Page347
Figure 7-71. Option Settings Web Page (Typical)348
Figure 7-72. System Logic Configuration Web Page349
Figure 7-73. Timer Settings Web Page (Typical)350
Section 9 March351
Figure 8-2. Three Input and Gate352
Figure 8-4. Three Input or Gate353
Figure 8-6. Inverter Gate354
Figure 8-7. Latch355
Figure 8-8. Toggle Gate356
Figure 8-9. Timer357
Figure 8-10. Buffer358
Logic Configurat Ion359
Figure 8-11. System Logic Configuration Web Page360
Figure 8-12. Input Mapping Web Page361
Figure 8-13. Output Mapping Web Page362
Figure 8-14. Option Settings Web Page363
Figure 8-15. System Timer Setting Web Page364
Default Tps Logic365
Table 8-9. Option Settings366
Default Tps & Distance Logic367
Table 8-12. Output Mapping368
Table 8-13. Opt Ion Settings369
Table 8-14. Default Logic Timers370
Logic Design Reserved I/O371
Table 8-17. Logic Bit Assignment372
M Etering M Odule Logic Bus Pla Cem Ent373
Section 9. Teleprotection375
Figure 9-1. Permissive Underreaching Transfer Trip376
Figure 9-3. Direct Transfer Trip377
Figure 9-4. Direct Ional Co Mparison Blocking378
Teleprotection Settings379
Section 15 April381
Fsk Operation383
Figure 10-1. GARD 8000 PLC FSK Block Diagram384
Figure 10-2. M Inimu M Channel Spacing (FSK)385
On-Off Operation386
Figure 10-3. GARD 8000 PLC On/Off Block Diagram388
Setting the Transmit Ca Rrier Frequency Range389
Figure 10-4. GARD PLC Analog Module Carrier Frequency Range Jumper Settings390
Table 10-5. TX Filter Ju Mper Settings (Part Number Series 500935)391
Tx Level M Eter Ca Libration392
Reflected Power M Eter Ca Libration393
Carrier Level Indicator395
Figure 10-5. PLC Analog Module, Carrier Level Indicator Modes - Ju Mpers396
Figure 10-6. CLI Meter, Front Panel Mounting on 3U Chassis397
Figure 10-7. PLC Dig Ital Module (500455-1)398
Using the Rfl 9508 Rf Chassis with the Ga Rd 8000 Plc399
Figure 10-9. Front View of the 9508 RF Chassis Showing Module Locations400
Figure 10-10. 9508 RF Chassis Block Diagram401
Figure 10-12. 9508 RF Chassis Power a Mp Lifier, Power Supply402
Figure 10-14. TX Filter, Top View403
Figure 10-15. Balance Board404
Figure 10-16. Line Board405
Figure 10-18. RFL 9508 RX Filter Board407
Figure 10-19. RFL 9508 RX Connection Board408
Figure 10-21. RFL 9508 RF Mother Board, Rear View409
Table 10-12. TB-1 Terminal Assignments410
Figure 10-22. Module Placement in a Typical 50W 9508 RF Chassis (Top View)411
Figure 10-23. Cable Connections in the RF Chassis413
Figure 10-24. Module Placement in the Au Xiliary 3U Chassis for the 100W System414
Figure 10-25. Location of 50W Power a Mplifier Module415
Table 10-16. Function of Ju Mpers, Connectors and Potentiometers on Power a Mp416
Table 10-17. Function of DIP Switches SW1 and SW2 on Power a Mp Board417
Figure 10-27. Location of Ju Mpers on the Tx Filter, PC Board 107828 -2418
Table 10-18. Tx Filter Setup Ju Mpers419
Figure 10-28. Location of Ju Mpers on the Tx Filter, PC Board 107828-1420
Figure 10-29. Location of Ju Mpers on the Balance Board421
Figure 10-30. Location of Ju Mpers on the Line Board422
Table 10-20. Line Board, Setup Ju Mpers and Switch Sett Ings423
Figure 10-31. Attenuator Board, Location of SW1424
Figure 10-32. Location of Ju Mpers on the RX Filter Board, Showing Jumper Groupings425
Figure 10-33. Rear Panel W Iring of a Typical GA RD 8000 with a 50W 9508 RF Chassis427
Figure 10-34. Rear Panel W Iring of a Typical GA RD 8000 with a 100W 9508 RF Chassis428
Figure 10-35. Schemat IC, GA RD 8000 PLC Analog Module, B-500934-K 30-392 Khz, 50 Oh M (Sheet 1 O F 4)429
Figure 10-36. Default Logic, GA RD 8000 On-Off PLC433
Figure 10-37. Default Logic, GA RD 8000 FSK PLC434
Section 16 February435
Input M Odule Test436
Output Module T Est440
Comm Unications Modules444
Figure 11-4. Digital Interface Web Page445
Figure 11-5. Manual Loopback448
Figure 11-6. Local Loopback449
Figure 11-7. Remote Loopback450
Figure 11-8. C37.94 Web Page452
Figure 11-9. Local Loopback454
Figure 11-10. Manual Loopback455
Figure 11-11. G.703 Web Page457
Figure 11-12. Manual Loopback460
Figure 11-14. Long Haul Fiber Web Page462
Figure 11-15. Local Loopback464
Figure 11-16. Manual Loopback465
Figure 11-17. Manual Loopback466
Figure 11-18. T1/ E1 Web Page469
Figure 11-19. Manual Loopback471
Audio Tone Module Test473
Plc M Odule Test478
Figure 11-23. PLC Module Testing Web Page479
Current Differientia L Rela y Test482
Figure 11-24. System Testing, Current Diff483
Figure 12-3. Audio Tone Logic Block Diagram, Channel 1 Used as a Modem493
Figure 12-4. Audio Tone Logic Block Diagram, Dual 1 2 Dual 3 4494
Figure 12-5. Audio Tone Logic Block Diagram, Simp Le495
Section 13. Current Differential Rela y496
Configuration497
Figure 13-1 Location of Front Panel Leds498
Figure 13-2 Front and Rear View of 3U Chassis with Current Differential Module (Typical)499
Figure 13-3. Current Differential Rear Connections500
Figure 13-5 File Operations, Cu Rrent Differential501
Figure 13-7. Ho Me Page502
Figure 13-9. Input Mapping Webpage503
Figure 13-10. Output Mapping Webpage504
Figure 13-11. Current Differential Inputs, Schematic Diagram505
Figure 13-12. Current Differential Outputs, Schematic Diagram506
Rela y Settings508
Figure 13-14. Current Differential Relay Configurat Ion509
Figure 13-15. Current Differential Relay General Settings511
Figure 13-16. Current Differential Relay Co Mms Settings514
Figure 13-17. Current Differential Relay Primary Settings515
Figure 13-18. Current Differential Relay Backup Settings519
Figure 13-19. Current Differential Relay SOE Settings524
Figure 13-20. Current Differential Relay Oscillography Settings527
Current Differential Rela y Status529
Figure 13-22. Current Differential Relay General Status Webpage530
Figure 13-23. Current Differential Relay Phase Status Webpage533
Figure 13-24. Current Differential Relay Co Mmunicat Ions Status Webpage535
Figure 13-25. Current Differential Relay Transferred Status Bits Webpage537
Figure 13-26. Current Differential Metering and Status Webpage538
Figure 13-27. Current Differential Relay Last Trip Webpage540
Figure 13-28. Current Differential Relay Last Trip Webpage541
Applications542
Figure 13-30. Fau Lt Detectors543
Figure 13-31. Peak Change Fault Detector544
Figure 13-32. Pu Lse Width Fault Detector545
Figure 13-34. Po Larity Change Fault Detector546
Figure 13-35. Dual Breaker – Restraint Current547
Figure 13-36. Charge Co Mparison Current Differential Relaying Princip Le548
Figure 13-37. Three Terminal Application549
Figure 13-38 Operate Level Slope Characteristic551
Figure 13-39. High Set Trip for an External Fau Lt Condition554
Figure 13-41 USA Moderately Inverse TOC Characteristic558
Figure 13-42 USA Inverse TOC Characteristic559
Figure 13-43 USA very Inverse TOC Characteristic560
Figure 13-44 USA Extremely Inverse TOC Characteristic561
Figure 13-45 IEC Standard Type a TOC Characteristic562
Figure 13-46 IEC Standard Type B TOC Characteristic563
Figure 13-47 IEC Standard Type C TOC Character564
Figure 13-48 Recloser Block Logic570
Figure 13-49 Three Pole Tripping Logic571
Figure 13-50 Single Pole Tripping Logic572
Sequence of Events and Oscillogra Phy573
Table 13-2 Maximu M Nu Mber of Oscillography Records574
Section 14. Ethernet Tps M Odule582
Insta Llation583
Figure 14-3 Rear Connections584
Figure 14-4 Ethernet TPS Module, Fuse Protection585
Configuration586
Figure 14-7 Ethernet TPS Module, General Settings587
Figure 14-8 Ethernet TPS Module, Retransmission Timer Settings590
Figure 14-9 Ethernet TPS Module, Retransmission Timer Settings591
Figure 14-10 Ethernet TPS Module, Logic B It Configuration592
Figure 14-11 Ethernet TPS Module, Status594
Section 14 April595
Section 15. Ga Rd M Etering M Odule597
Web Pa Ge Set-Up598
Figure 15-2. Metering Module Configuration Settings599
Figure 15-4. Metering Module – General Settings600
Figure 15-5. Current Thresholds Settings601
Figure 15-6. Frequency Thresholds Settings603
Figure 15-7. Vo Ltage Thresholds Settings605
Figure 15-8. Power Thresholds Settings607
Figure 15-9. Metering Module Status609
Figure 15-11. Metering Module Threshold Status610
Figure 15-12. Metering Module Analog Values612
Section 16. Ga Rd Dnp3 Configuration and Snmp Tra P a Gent613
Rs-485 Connections614
Dnp3 Web Page Set-Up615
Figure 16-4. DNP Settings616
Figure 16-5. Deadband Reporting617
Figure 16-7. DNP Scale, Offset, Alias Web Page618
Figure 16-8. Customer a Lias Entry (Typical)619
Figure 16-9. Configuring Math Points620
Figure 16-10. Po Int List Settings Web Page (Typical)622
Figure 16-11. Po Int List Web Page624
Dnp V3.00 Device Profile Docum Ent625
Snmp Trap a Gent629
Figure 16-13. SNMP Trap Receivers630
Figure 16-14. Enabling the Trap Receiver M IB631
Rfl Snmp Mib File632
Procedure for Loa Ding Mib's to the Ga Rd 8000633
Section 17 August638
Section 18. Application Notes644
Section 19. Accessory Equipm Ent646

RFL Electronics GARD 8000 - Figure 10-1. GARD 8000 PLC FSK Block Diagram

Table of Contents