EasyManua.ls Logo

Freescale Semiconductor MPC5553 - Page 261

Default Icon
1208 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Interface Unit (SIU)
MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
6-82 Freescale Semiconductor
6.3.1.12.94 Pad Configuration Register 193–194 (SIU_PCR193–SIU_PCR194)
The SIU_PCR193–SIU_PCR194 registers control the pin function, direction, and static electrical
attributes of the EMIOS[14:15]_IRQ[0:1]_GPIO[193:194] pins. Only the output functions of
EMIOS[14:15] are connected to pins.
Figure 6-106. EMIOS[14:15]_IRQ[0:1]_GPIO[193:194]
Pad Configuration Register (SIU_PCR193–SIU_PCR194)
Refer to Table 6-16 for bit field definitions.
6.3.1.12.95 Pad Configuration Register 195–202 (SIU_PCR195–SIU_PCR202)
MPC5553: The SIU_PCR195 through SIU_PCR202 registers control the pin function, direction, and
static electrical attributes of the EMIOS[16:23]_ETPUB[0:7]_GPIO[195:202] pins. The input and output
functions of EMIOS[16:23] are connected to pins. The alternate functions, ETPUB[0:7], are not available
on the MPC5553.
MPC5554: The SIU_PCR195 through SIU_PCR202 registers control the pin function, direction, and
static electrical attributes of the EMIOS[16:23]_ETPUB[0:7]_GPIO[195:202] pins. Both the input and
output functions of EMIOS[16:23] are connected to pins, however ETPUB[0:7] are connected only as
output channels to the pins.
Figure 6-107. EMIOS[16:23]_ETPUB[0:7]_GPIO[195:202]
Pad Configuration Register (SIU_PCR195–SIU_PCR202)
Address: Base + 0x01C2 through Base + 0x01C4 Access: Read / write[4:7, 10:15]
0123456789101112131415
R 0000
PA OBE
1
1
The OBE bit must be set to 1 for GPIO[193:194] when configured as outputs.
IBE
2
2
When configured as EMIOS or IRQ or GPO, set the IBE bit to 1 to reflect the pin state in the corresponding GPDI register.
Clear the IBE to 0 to reduce power consumption. The IBE bit must be set to 1 for GPIO[193:194] when configured as inputs.
00
ODE HYS SRC WPE WPS
W
RESET: 000000000000001U
3
3
The weak pullup/down selection at reset for the EMIOS[14:15] pins is determined by the WKPCFG pin.
Address: Base + 0x01C6 through Base + 0x01D4 Access: Read / write[4:7, 10:15]
0123456789101112131415
R 0000
PA OBE
1
1
The OBE bit must be set to 1 for both EMIOS[16:23] and GPIO[195:202] when configured as outputs.
IBE
2
2
When configured as EMIOS or ETPU, set the IBE bit to 1 to reflect the pin state in the corresponding GPDI register. Clear the
IBE to 0 to reduce power consumption.The IBE bit must be set to 1 for EMIOS[16:23] or GPIO[195:202] when configured as
inputs.
00
ODE HYS SRC WPE WPS
W
RESET: 000000000000001U
3
3
The weak pullup/down selection at reset for the EMIOS[0:9] pins is determined by the WKPCFG pin.

Table of Contents

Related product manuals