EasyManua.ls Logo

ST STM32L4 5 Series - Page 1820

ST STM32L4 5 Series
1830 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Revision history RM0351
1820/1830 DocID024597 Rev 5
27-Feb-2017
5
(continued)
GPIO:
Updated Section 8.3.1: General-purpose I/O (GPIO)
Added Section 8.3.15: Using PH3 as GPIO (only for
STM32L496xx/4A6xx devices)
SYSCFG
Updated Section 9.2.1: SYSCFG memory remap
register (SYSCFG_MEMRMP), Section 9.2.2: SYSCFG
configuration register 1 (SYSCFG_CFGR1),
Section 9.2.3: SYSCFG external interrupt configuration
register 1 (SYSCFG_EXTICR1), Section 9.2.4:
SYSCFG external interrupt configuration register 2
(SYSCFG_EXTICR2), Section 9.2.5: SYSCFG external
interrupt configuration register 3 (SYSCFG_EXTICR3),
Section 9.2.6: SYSCFG external interrupt configuration
register 4 (SYSCFG_EXTICR4)
Added Section 9.2.11: SYSCFG SRAM2 write protection
register 2 (SYSCFG_SWPR2)
PERIPHERAL INTERCONNECT MATRIX:
Update Table 41: STM32L4x5/STM32L4x6 peripherals
interconnect matrix
Added Section 10.3.16: From ADC (ADC1/ADC2/ADC3)
to DFSDM (only for STM32L496xx/4A6xx devices)
DMA:
Updated Figure 29: DMA block diagram, Section 11.4.7:
DMA request mapping, Figure 30: DMA1 request
mapping, Figure 31: DMA2 request mapping
DMA2D: Section 12: Chrom-Art Accelerator™ controller
(DMA2D)
NVIC:
Updated Section 13.1: NVIC main features,
Section 13.2: SysTick calibration value register,
Table 57: STM32L4x5/STM32L4x6 vector table
EXTI:
Updated Section 14.1: Introduction, Section 14.2: EXTI
main features, Section 14.4: EXTI interrupt/event line
mapping, Figure 34: External interrupt/event GPIO
mapping, Table 58: EXTI lines connections,
Section 14.5.7: Interrupt mask register 2 (EXTI_IMR2).
Section 14.5.8: Event mask register 2 (EXTI_EMR2),
Table 59: Extended interrupt/event controller register
map and reset values
CRC:,
Updated Section 15.2: CRC main features
FMC:
updated Section 16.1: FMC main features, Section 16.2:
Block diagram, Table 72: FMC_BCRx bit fields,
Table 74: FMC_BCRx bit fields,
Figure 42: Mode2 and
mode B read access waveforms, Figure 43: Mode2 write
access waveforms, Table 77: FMC_BCRx bit fields,
Table 80: FMC_BCRx bit fields
Table 327. Document revision history (continued)
Date Revision Changes

Table of Contents

Related product manuals