EasyManua.ls Logo

Freescale Semiconductor MPC5553 - Page 202

Default Icon
1208 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Interface Unit (SIU)
MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
Freescale Semiconductor 6-23
6.3.1.12.2 MPC5553: Pad Configuration Registers 4–7 (SIU_PCR4–SIU_PCR7)
The SIU_PCR4–SIU_PCR7 registers control the pin function, direction, and static electrical attributes of
the ADDR[8:11]_CAL_ADDR[27:30]_GPIO[4:7] pins.
Figure 6-16. MPC5553: ADDR[8:11]_CAL_ADDR[27:30]_GPIO[4:7]
Pad Configuration Registers (SIU_PCR4–SIU_PCR7)
Refer to Table 6-16 for bit field definitions. The PA field for PCR4–PCR7 is given in Table 6-17.
6.3.1.12.3 MPC5553: Pad Configuration Registers 8–27 (SIU_PCR8–SIU_PCR27)
NOTE
The definitions and settings for PCR8 through PCR27 for the MPC5554
device differ from the MPC5553 definitions and settings.
The SIU_PCR8–SIU_PCR27 registers control the pin function, direction, and static electrical attributes of
the ADDR[12:31]_GPIO[8:27] pins. The ADDR[12:26] pins are shared by the external bus interface
(EBI) and the calibration bus interface (CBI). Set the PA field to 0b1 in the SIU_PCR12–SUI_PCR26 to
use the EBI or CBI.
Address: Base + 0x0048 through Base + 0x0054 Access: Read / write[3:11, 14:15]
0123456789101112131415
R 000
PA
1
1
The PA fields in PCR0–3 and PCR4–7 must not be configured simultaneously to select ADDR[8:11] as an input. Only configure
one set of pins for address input.
OBE
2
2
When configured as ADDR[8:11] or CAL_ADDR[27:30], the OBE bit has no effect. When configured as GPO, set the OBE bit
to 1.
IBE
3
3
When configured as ADDR[8:11], CAL_ADDR[27:30], or GPO, set the IBE bit to 1 to reflect the pin state in the GPDI register.
Clearing the IBE bit to 0 reduces power consumption. When configured as GPI, set the IBE bit to 1.
DSC ODE
4
4
When configured as ADDR[8:11] or CAL_ADDR[27:30], clear the ODE bit to 0.
HYS
5
5
If external master operation is enabled, clear the HYS bit to 0.
00
WPE
6
6
Refer to the EBI section for weak pullup settings when configured as ADDR[8:11] or CAL_ADDR[27:30].
WPS
6
W
RESET: 000000001100001 1
Table 6-17. PCR4 through PCR7 PA Field Definition
PA Field Pin Function
0b000 GPIO[4:7]
0b001 ADDR[8:11]
0b010 Reserved
0b011 ADDR[8:11]
0b100 CAL_ADDR[27:30]
1
1
For calibration only.

Table of Contents

Related product manuals