EasyManua.ls Logo

Freescale Semiconductor MPC5553 - Page 30

Default Icon
1208 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
Freescale Semiconductor 1-9
16 kilobyte shared code memory in the MPC5554, 12 kilobyte shared code memory in the
MPC5553
3 kilobyte (MPC5554) or 2.5 kilobyte (MPC5553)Shared data memory
Variable number of parameters allocatable per channel
Double match/capture channels
Angle clock hardware support
Shared time or angle counter bus for all eTPU and eMIOS modules
DMA and interrupt request support
Nexus class 3 debug support (with some class 4 support)
Enhanced queued analog/digital converter (eQADC)
Two independent ADCs with 12-bit A/D resolution
Common mode conversion range of 0–5 V
40 single-ended inputs channels, expandable to 65 channels with external multiplexers on 416
and 324 BGA packages
34 single-ended inputs channels, expandable to 57 channels with external multiplexers on
208 BGA packages
Eight channels can be used as four pairs of differential analog input channels
10-bit accuracy at 400 ksamples/s, 8-bit accuracy at 800 ksamples/s
Supports six FIFO queues with fixed priority.
Queue modes with priority-based preemption; initiated by software command, internal (eTPU
and eMIOS), or external triggers
DMA and interrupt request support
Supports all functional modes from QADC (MPC5xx family)
Four (MPC5554) or three (MPC5553) deserial serial peripheral interface modules (DSPI)
SPI
Full-duplex communication ports with interrupt and eDMA request support
Supports all functional modes from QSPI submodule of QSMCM (MPC5xx family)
Support for queues in RAM
Six chip selects, expandable to 64 with external demultiplexers
Programmable frame size, baud rate, clock delay, and clock phase on a per-frame basis
Modified SPI mode for interfacing to peripherals with longer setup time requirements
Deserial serial interface (DSI)
Pin reduction by hardware serialization and deserialization of eTPU and eMIOS channels
Chaining of DSI submodules
Triggered transfer control and change in data transfer control (for reduced EMI)
Two enhanced serial communication interface (eSCI) modules
UART mode provides NRZ format and half or full-duplex interface
eSCI bit rate up to 1 Mbps

Table of Contents

Related product manuals