Analog-to-digital converter (ADC) RM0091
202/742 Doc ID 018940 Rev 1
12.12.10 ADC common configuration register (ADC_CCR)
Address offset: 0x308
Reset value: 0x0000 0000
Bits 15:0 DATA[15:0]: Converted data
These bits are read-only. They contain the conversion result from the last converted channel. The data
are left- or right-aligned as shown in Figure 31: Data alignment and resolution on page 183.
Just after a calibration is complete, DATA[6:0] contains the calibration factor.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res.
VBAT
EN
TS
EN
VREF
EN
Res. Res. Res. Res. Res. Res.
rw rw rw
1514131211109876543210
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
Bits 31:25 Reserved, must be kept at reset value.
Bit 24 VBATEN: V
BAT
enable
This bit is set and cleared by software to enable/disable the V
BAT
channel.
0: V
BAT
channel disabled
1: V
BAT
channel enabled
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion
is ongoing).
Bit 23 TSEN: Temperature sensor enable
This bit is set and cleared by software to enable/disable the temperature sensor channel.
0: Temperature sensor and V
REFINT
channel disabled
1: Temperature sensor and V
REFINT
channel enabled
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion
is ongoing).
Bit 22 VREFEN: Temperature sensor and V
REFINT
enable
This bit is set and cleared by software to enable/disable the V
REFINT
channel.
0: V
REFINT
channel disabled
1: V
REFINT
channel enabled
Note: Software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion
is ongoing).
Bits 21:0 Reserved, must be kept at reset value.
To Next Page
Loading...
Need help?
General
