RM0091 Inter-integrated circuit (I
2
C) interface
Doc ID 018940 Rev 1 531/742
23.7.8 Interrupt clear register (I2Cx_ICR)
Address offset: 0x1C
Reset value: 0x0000 0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
1514131211109876543210
Res. Res.
ALERT
CF
TIM
OUTCF
PECCF OVRCF
ARLO
CF
BERR
CF
Res. Res.
STOP
CF
NACK
CF
ADDR
CF
Res. Res. Res.
wwwwww www
Bits 31:14 Reserved, must be kept at reset value.
Bit 13 ALERTCF: Alert flag clear
Writing 1 to this bit clears the ALERT flag in the I2Cx_ISR register.
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to ‘0’.
Please refer to Section 23.3: I2C implementation.
Bit 12 TIMOUTCF: Timeout detection flag clear
Writing 1 to this bit clears the TIMEOUT flag in the I2Cx_ISR register.
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to ‘0’.
Please refer to Section 23.3: I2C implementation.
Bit 11 PECCF: PEC Error flag clear
Writing 1 to this bit clears the PECERR flag in the I2Cx_ISR register.
Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to ‘0’.
Please refer to Section 23.3: I2C implementation.
Bit 10 OVRCF: Overrun/Underrun flag clear
Writing 1 to this bit clears the OVR flag in the I2Cx_ISR register.
Bit 9 ARLOCF: Arbitration Lost flag clear
Writing 1 to this bit clears the ARLO flag in the I2Cx_ISR register.
Bit 8 BERRCF: Bus error flag clear
Writing 1 to this bit clears the BERRF flag in the I2Cx_ISR register.
Bits 7:6 Reserved, must be kept at reset value.
Bit 5 STOPCF: Stop detection flag clear
Writing 1 to this bit clears the STOPF flag in the I2Cx_ISR register.
Bit 4 NACKCF: Not Acknowledge flag clear
Writing 1 to this bit clears the ACKF flag in I2Cx_ISR register.
Bit 3 ADDRCF: Address Matched flag clear
Writing 1 to this bit clears the ADDR flag in the I2Cx_ISR register. Writing 1 to this bit also
clears the START bit in the I2Cx_CR2 register.
Bits 2:0 Reserved, must be kept at reset value.