EasyManua.ls Logo

Freescale Semiconductor MPC5553 - Page 1184

Default Icon
1208 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
Freescale Semiconductor A-55
Interrupt and DMA control register 3 EQADC_IDCR3 16-bit Base + 0x0066
Interrupt and DMA control register 4 EQADC_IDCR4 16-bit Base + 0x0068
Interrupt and DMA control register 5 EQADC_IDCR5 16-bit Base + 0x006A
Reserved Base + (0x006C-0x006F)
FIFO and interrupt status register 0 EQADC_FISR0 32-bit Base + 0x0070
FIFO and interrupt status register 1 EQADC_FISR1 32-bit Base + 0x0074
FIFO and interrupt status register 2 EQADC_FISR2 32-bit Base + 0x0078
FIFO and interrupt status register 3 EQADC_FISR3 32-bit Base + 0x007C
FIFO and interrupt status register 4 EQADC_FISR4 32-bit Base + 0x0080
FIFO and interrupt status register 5 EQADC_FISR5 32-bit Base + 0x0084
Reserved Base + (0x0088-0x008F)
CFIFO transfer counter register 0 EQADC_CFTCR0 16-bit Base + 0x0090
CFIFO transfer counter register 1 EQADC_CFTCR1 16-bit Base + 0x0092
CFIFO transfer counter register 2 EQADC_CFTCR2 16-bit Base + 0x0094
CFIFO transfer counter register 3 EQADC_CFTCR3 16-bit Base + 0x0096
CFIFO transfer counter register 4 EQADC_CFTCR4 16-bit Base + 0x0098
CFIFO transfer counter register 5 EQADC_CFTCR5 16-bit Base + 0x009A
Reserved Base + (0x009C-0x009F)
CFIFO status snapshot register 0 EQADC_CFSSR0 32-bit Base + 0x00A0
CFIFO status snapshot register 1 EQADC_CFSSR1 32-bit Base + 0x00A4
CFIFO status snapshot register 2 EQADC_CFSSR2 32-bit Base + 0x00A8
CFIFO status register EQADC_CFSR 32-bit Base + 0x00AC
Reserved Base + (0x00B0-0x00B3
SSI control register EQADC_SSICR 32-bit Base + 0x00B4
SSI receive data register EQADC_SSIRDR 32-bit Base + 0x00B8
Reserved Base + (0x00BC-0x00FF)
CFIFO 0 register 0 EQADC_CF0R0 32-bit Base + 0x0100
CFIFO 0 register 1 EQADC_CF0R1 32-bit Base + 0x0104
CFIFO 0 register 2 EQADC_CF0R2 32-bit Base + 0x0108
CFIFO 0 register 3 EQADC_CF0R3 32-bit Base + 0x010C
Reserved Base + (0x0110-0x013F)
CFIFO 1 register 0 EQADC_CF1R0 32-bit Base + 0x0140
Table A-2. MPC5554 / MPC5553 Detailed Register Map (Continued)
Register Description Register Name
Used
Size
Address Reference

Table of Contents

Related product manuals