EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #248 background imageLoading...
Page #248 background image
Intel
ยฎ
EP80579 Integrated Processor Product Lineโ€”Time Division Multiplex (TDM) Interface
Intel
ยฎ
EP80579 Integrated Processor Product Line
Platform Design Guide May 2010
248 Order Number: 320068-005US
23.0 Time Division Multiplex (TDM) Interface
Time Division Multiplex (TDM), also referred to as High-Speed Serial (HSS), is a
hardware module whose primary function is to provide connectivity between EP80579
and external devices such as SLICs and CODECs. There is a total of three TDM ports,
which can support a total of 12-T1/E1 or 4-T1/E1 per port. Typical applications include
voice/data through voice-over broadband systems for CODECs and DSL framers. TDM
ports are software configured to support various serial protocols, such as T1/ E1/J1,
and MVIP.
23.1 Development Board TDM Support
The Development Board supports a total of three mezzanine card connectors. Each
connector supports two TDM ports. This was done to maintain compatibility with
previous voice mezzanine cards such as the Intel
ยฎ
EPAVM80579 Analog Voice Card and
future mezzanine cards which might require two TDM ports. Currently the Intel
ยฎ
EPAVM80579 card only makes use of a single TDM port, the second port is not used.
23.2 SLIC/CODEC Interface
One of the most common devices used in voice applications, such as telephony, are
SLIC/CODEC modules which are used to encode voice analog signals to digital signals
in a very common mode called TDM encoding. Data moves through the TDM port, in
both directions from the SLIC/CODEC to the EP80579 TDM or from the EP80579 to the
SLIC/CODEC. The device also requires configuration and control service, which is
normally done via the Synchronous Serial Port (SSP) interface.
23.3 Device Connection
Figure 151 shows a typical interconnect between the EP80579 and four SLIC/CODEC
devices. The diagram does not represent the interconnect of SLIC/CODECs in the
Development Board design. The diagram is meant to show how to interface in a simple
manner, bypassing CPLDs and FPGAs in a platform design. To avoid software changes,
you must follow the design guidelines provided by the Development Board.
The SLIC/CODEC devices used for this example are from Silicon Laboratories* and
have been used in a number of evaluation platforms. See the Intel
ยฎ
EPAVM80579
Analog 4x1 Card design for details on the components used.

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals