EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #284 background imageLoading...
Page #284 background image
Intel
ยฎ
EP80579 Integrated Processor Product Line May 2010
Order Number: 320068-005US 284
Schematics Checklistโ€”Intel
ยฎ
EP80579 Integrated Processor Product Line
28.2 Schematic Checklist
s
Table 100. Schematic Checklist (Sheet 1 of 26)
Checklist Items
I/O Type
(Default)
Recommendations Comments
IA-32 core Interface
Global Clock Unit (CRU)
CLKP100 I
Differential positive 100 MHz IA-32
core clock input.
โ€ข Connect from CK410 Clock
Generator CPU_0 output
through a 33 ฮฉ ยฑ5% series
resistor.
โ€ข Terminate to GND through a 49.9 ฮฉ
ยฑ1%
resistor.
Differential (Positive) System Bus Clock
Signal
CLKN100 I
Differential negative 100 MHz IA-32
core clock input.
โ€ข Connect from CK410 Clock
Generator CPU_0# output
through a 33 ฮฉ ยฑ5% series
resistor.
โ€ข Terminate to GND through a
49.9ฮฉ ยฑ1% resistor
Differential (Negative) System Bus
Clock Signal
Thermal Diode
THERMDA I
โ€ข Connect to Anode of Thermal
Diode of temperature
monitoring circuitry if used.
โ€ข The Development Board monitors
the temperature of the EP80579
device via the SuperIO chip.
โ€ข Couple THERMDA and THERMDC
signals together using 100 pF
5%
50V capacitor.
โ€ข Route signals as differential pairs.
Note:
โ€ข These signals are used to monitor
and control the EP80579 CPU
temperature. It is used to control
the fan speeds of the EP80579 heat
sink. If this feature is not used, the
heat sink fan can be connected to
operate at a constant speed, and
these signals can be left as no
connect (NC)
THERMDC O
โ€ข Connect to Cathode of Thermal
Diode of temperature
monitoring circuitry if used.
Sideband Miscellaneous Signals
CPUSLP_OUT# O
โ€ข Can monitor signal using an
LED
โ€ข Pull up signal to Platform 3.3V
(VCC3) power supply using
4.7Kฮฉ ยฑ 5% resistor if used.
Note:
โ€ข This signal can be left as a no
connect (NC) if not used.
โ€ข This signal can be exposed via a
testpoint for debug purposes if not
used.
INIT33V_OUT# O
โ€ข Connect to FWH INT# pin.
โ€ข Pull up signal to Platform 3.3V
(VCC3) power supply using
4.7Kฮฉ ยฑ 5% resistor if used.
โ€ข This signal can be monitored
via an LED
Note:
โ€ข This signal can be left as a no
connect (NC) if not used.
โ€ข This signal can be exposed via a
testpoint for debug purposes if not
used.

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals