EasyManua.ls Logo

Intel EP80579

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Intel
®
EP80579 Integrated Processor Product Line May 2010
Order Number: 320068-005US 110
Platform System Clock—Intel
®
EP80579 Integrated Processor Product Line
8.3.5 IREF
The IREF pin on the CK410 is connected to ground through a 475 Ω ±1% resistor,
making the IREF 2.32 mA.
8.3.6 EMI Constraints
Clocks are a significant contributor to EMI. The following recommendations can aid in
EMI reduction:
Maintain uniform spacing between the two signals of each differential clock pair.
Route clocks on physical layer adjacent to the VSS reference plane only.
Use pull-down resistors to pull-down the unused clock signals to ground plane. This
prevents signals floating.
Figure 70. Decoupling Capacitors Placement and Connectivity
Decoupling
Caps
Decoupling
Caps
VDD_A
VDD_48

Table of Contents

Other manuals for Intel EP80579

Related product manuals