EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #149 background imageLoading...
Page #149 background image
Intel
ยฎ
EP80579 Integrated Processor Product Lineโ€”PCI Express* Interface
Intel
ยฎ
EP80579 Integrated Processor Product Line
Platform Design Guide May 2010
149 Order Number: 320068-005US
Table 56 and Figure 97 summarize the layout routing solution space to a PCI Express
Device. In this case, EP80579 is a receiver and the PCI Express connector is a
transmitter. LT must be routed on the same layer.
โ€ข L1 starts from the EP80579 breakout region to the AC blocking capacitor via.
โ€ข L2 is the main routing section that is from the AC blocking capacitor via to the logic
analyzer connector.
โ€ข L3 and L4 are the logic analyzer connector breakout regions on each side of the
connector.
โ€ข L5 is from the logic analyzer connector breakout region to the PCI Express device
break-in region.
โ€ข L6 is the break-in region of the PCI Express device.
โ€ข LT is the main routing section that is from the EP80579 pin to the PCI Express
device.
Figure 96. PCI Express Down Device with LAI Connector Routing (EP80579 Transmit)
EP80579
PCI
Express*
Device
L1
L2
AC CAP
LT = L1 + L2 + L3 + L4 + L5 + L6
LAI
Connector
L4L3 L5 L6
L1'
L2'
AC CAP
LAI
Connector
L4'L3' L5' L6'
Table 56. PCI Express Down Device with LAI Connector Routing (EP80579 Receive)
Parameter Routing Guidelines Figure
Signal Group PEA0_Rn[7:0], PEA0_Rp[7:0] -
Reference Plane Ground Referenced -
Layer Assignment
Layers 3 or 8 (stripline)
Layers 1 or 10 (microstrip)
-
Characteristic Trace Impedance (Zo) 90 ฮฉ ยฑ10% (Differential) -
Nominal Trace Width
4.5 mils (stripline)
4.75 mils (microstrip)
Figure 87
Figure 88
Nominal Trace Spacing within a pair from
edge to edge
5.5 mils (stripline)
5.25 mils (microstrip)
Figure 87
Figure 88
Nominal Trace Spacing from edge of one
differential pair to edge of another
differential pair
The greater of:
โ€ข 18 mils or 3x dielectric thickness (stripline)
โ€ข 20 mils or 3x dielectric thickness
(microstrip)
Figure 87
Figure 88
Trace Length L1, L1โ€™โ€“ EP80579 Breakout
region and to AC CAP
Min = 0.75 in.
Max = 2.5 in.
Figure 97

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals