EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #254 background imageLoading...
Page #254 background image
Intel
ยฎ
EP80579 Integrated Processor Product Lineโ€”Sideband Signals
Intel
ยฎ
EP80579 Integrated Processor Product Line
Platform Design Guide May 2010
254 Order Number: 320068-005US
25.0 Sideband Signals
Table 92 describes the EP80579โ€™S IA-32 core legacy and miscellaneous signals.
Table 92. Sideband Signals (Sheet 1 of 4)
Signal Name Group Description
CPUSLP_OUT# CPU Sideband Output
CPU Sleep:
โ€ข This EP80579 output signal is made visible to the
platform for debug purposes only. This internal
EP80579 signal places the processor into a state
that saves substantial power compared to the Stop-
Grant state. When EP80579 is in this state, it does
not recognize snoops or interrupts. The processor
will only respond to deassertion of CPUSLP_OUT#
or a system reset while in Sleep state. If
CPUSLP_OUT# is deasserted, the processor exits
Sleep state and returns to Stop-Grant state,
restarting its internal clock signals to the bus and
processor core units.
โ€ข This signal can be monitored via a LED.
โ€ข Pull up signal to Platform 3.3V (VCC3) power supply
using 4.7Kฮฉ ยฑ 5% resistor if used.
Note:
โ€ข This signal can be left as a no connect (NC) if not
used.
INIT33V_OUT# FWH Reset
CPU Initialization:
โ€ข This 3.3V EP80579 output signal is made visible to
the platform to reset the Firmware Hub. Internal
EP80579 signal that when asserted, resets integer
registers inside the processor without affecting its
internal caches or floating-point registers. The
processor then begins execution at the power-on
Reset vector configured during power-on
configuration. The processor continues to handle
snoop requests during INIT_N assertion. INIT_N is
an asynchronous signal. However, to ensure
recognition of this signal following an Input/Output
Write instruction, it must be valid along with the
TRDY# assertion of the corresponding Input/Output
Write bus transaction.
โ€ข Connect to FWH INT# pin.
โ€ข Pull up signal to Platform 3.3V (VCC3) power supply
using 4.7Kฮฉ ยฑ 5% resistor if used.
Note:
โ€ข This signal can be left as a no connect (NC) if not
used.

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals