EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #84 background imageLoading...
Page #84 background image
Intel
ยฎ
EP80579 Integrated Processor Product Lineโ€”Power Management and Reset Interface
Intel
ยฎ
EP80579 Integrated Processor Product Line
Platform Design Guide May 2010
84 Order Number: 320068-005US
7.0 Power Management and Reset Interface
7.1 Reset and Powergood Distribution
7.1.1 Types of Reset
The EP80579 has four types of reset: Power-good (cold) reset, hard reset, CPU-only
reset, and targeted I/O subsystem reset(s). Each of these reset subclasses have unique
effects and is described in Table 14.
7.1.2 Powergood Implementation
The initial boot from when the power supplies are energized are facilitated by the
Powergood mechanism. The voltage sources from all platform power supplies are
routed to the EP80579 component which tracks them as they ramp-up, and the
platform asserts powergood (CPU_VRM_PWR_GD and SYS_PWR_OK) after a fixed
interval (nominally 99ms) and after the last voltage reference has stabilized.
Powergood signals are propagated asynchronously to dedicated IICH, IMCH, and IA
CPU internal blocks. Generally, the components in AIOC fabric including the AIOC reset
block do not receive a powergood signal. The exception is the GbE MAC devices.
7.1.3 Hard Reset Implementation
A hard reset is initiated by the IICH via the PLTRST# as a result of various S-state wake
events or other reset signal assertions. PLTRST# is driven to the IMCH and is
propagated from there to the reset block for AIOC fabric. The reset block in the AIOC
fabric is responsible for resetting the individual blocks.
IMCH propagates a hard reset to the FSB and subordinate PCI Express subsystems.
The FSB components are reset via an internal reset signal, while the PCI Express
subsystems are reset through PCIRST#.
Table 14. Types of Reset and Wake-up from Power Saving States
Type Mechanism
Effect of Reset on following blocks
CPU
IMCH/
IICH
AIOC PCI-E DDR
Power-good Input pin
Reset
Reset Reset Reset Reset
Hard Input pin Reset Reset Reset Reset Reset
Software (SW)
Controlled
Write to I/O port CF9 Reset Reset Reset Reset Reset
CPU-only
Internal to EP80579.
Generated by IMCH
Reset -N/A -N/A -N/A -N/A
S3 -> S0 Wake Event Reset Reset Reset Reset -N/A
S5->S0 Wake Event Reset Reset Reset Reset Reset

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals