EasyManua.ls Logo

Fujitsu Oracle SPARC M12-2 - Page 273

Fujitsu Oracle SPARC M12-2
560 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Jan
27
18:46:54
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Cache)
Jan
27
18:46:59
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Interrupt
Queue)
Jan
27
18:47:00
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Floating
Point
Unit)
Jan
27
18:47:10
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Encryption)
Jan
27
18:47:12
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Random
number)
Jan
27
18:47:13
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Cacheable
Instruction)
Jan
27
18:47:22
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Softint)
Jan
27
18:47:23
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
CPU
Cross
Call)
Jan
27
18:47:24
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
CMU-CH)
Jan
27
18:47:26
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
PCI-CH)
Jan
27
18:47:33
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
TOD)
Jan
27
18:47:34
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
MBC
Check
Before
STICK
Diag)
Jan
27
18:47:35
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
STICK
Stop)
Jan
27
18:47:37
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
STICK
Start)
Jan
27
18:47:38
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
CPU
Speed
Control)
Jan
27
18:47:39
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
SX)
Jan
27
18:47:40
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
RT)
Jan
27
18:47:41
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
RT/SX
NC)
Jan
27
18:47:42
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
RT/SX
Interrupt)
Jan
27
18:47:45
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
CPU
Status
Check)
Jan
27
18:47:46
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
System
Configuration)
Jan
27
18:47:47
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
System
Status
Check)
Jan
27
18:47:48
H4U2S115
Event:
SCF:Current
PPARs'
phase
(PPARID
0
POST
phase:
Prepare
To
Start
Hypervisor)
Jan
27
18:47:48
H4U2S115
Event:
SCF:POST
Diag
complete
from
PPAR
(PPAR
ID
0)
Jan
27
18:47:54
H4U2S115
Event:
SCF:SCF
sets
the
active
config
to
PPAR
(PPARID
0
SP-Config:factory-default)
Jan
27
18:48:06
H4U2S115
Event:
SCF:HV
boot
from
PPAR
(PPAR
ID
0)
Jan
27
18:48:13
H4U2S115
Event:
SCF:PPARID
0
GID
00000000
state
change
(OpenBoot
initializing)
Jan
27
18:48:28
H4U2S115
Event:
SCF:PPARID
0
GID
00000000
state
change
(OpenBoot
Running)
Jan
27
18:48:28
H4U2S115
Event:
SCF:PPARID
0
GID
00000000
state
change
Chapter
8
 
Preparation
for
Maintenance 251

Table of Contents

Related product manuals