EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #286 background imageLoading...
Page #286 background image
Intel
ยฎ
EP80579 Integrated Processor Product Line May 2010
Order Number: 320068-005US 286
Schematics Checklistโ€”Intel
ยฎ
EP80579 Integrated Processor Product Line
IERR# O
โ€ข Connect to GPIO[40] to be
used as IOAPIC IRQ35
โ€ข Pull-up to EP80579 3.3V
(VCC33) power supply using
10Kฮฉ ยฑ 5% if used.
โ€ข Can monitor signal using an
LED
IERR# (EP80579 Internal Error) is
asserted by the IA-32 core as a result of
an internal error. Assertion of IERR# is
usually accompanied by a SHUTDOWN
transaction on the FSB. This transaction
may optionally be converted to an
external error signal (for example, NMI)
by EP80579. The IA-32 core keeps
IERR# asserted until the assertion of
INIT33V_OUT# or EP80579 is reset
using SYS_RESET#.
Note:
โ€ข This signal can be left as a no
connect (NC) if not used.
โ€ข This signal can be exposed via a
testpoint for debug purposes if not
used.
Integrated Memory Controller Hub (IMCH) Interface
IMCH Reset
RSTIN# I
โ€ข Connects to EP80579 PLTRST#
output
โ€ข 50Kฮฉ internal pull-up.
PWRGD I
โ€ข Connects to Platform
SYS_PWR_OK
DDR2 SDRAM
DDR_DQ[63:0],
DDR_ECC[7:0],
DDR_DM[8:0],
DDR_DQS[8:0],
DDR_ DQS[8:0]#
I/O
โ€ข Directly connect from EP80579
to each DIMM with no
termination.
โ€ข For 32-bit mode, all unused
EP80579 DDR2 Data Bus
Interface Signals should be
pulled high to 1.8V
(VCC18)
with 10Kฮฉ pull-up resistors
โ€ขSee Figure 75
DDR_A[14:0]
DDR_BA[2:0]
DDR_RAS#
DDR_CAS#
DDR_WE#
O
โ€ข Connect to each DIMM
โ€ข Use 18 pF 5% 50V
compensation capacitor on
each signal.
โ€ขUse 60 ฮฉ ยฑ1%, 0.25W, pull-up
resistor to DDR Termination
voltage (DDR2_VTT) on each
signal.
โ€ข Use one capacitor per signal to
DIMM0 only
โ€ข Place capacitor as close as possible
to DIMM0
โ€ขSee Figure 82
DDR_CS[1:0]#,
DDR_CKE[1:0],
DDR_ODT[1:0]
O
โ€ขUse 60 ฮฉ ยฑ1%, 0.25W, pull-up
resistor to DDR Termination
voltage (DDR2_VTT) on each
signal.
โ€ข Connect DDR_CS[0]#/
DDR_CKE[0]/DDR_ODT[0] to
DIMM0 Rank 0
โ€ข Connect DDR_CS[1]#/
DDR_CKE[1]/DDR_ODT[1] to
DIMM0 Rank 1
โ€ข Connect DDR_CS[1]#/
DDR_CKE[1]/DDR_ODT[1] to
DIMM1 Rank 0
โ€ข DIMM0 supports both single and
dual rank memory modules
โ€ข DIMM1 supports only single rank
memory modules
โ€ขSee Figure 81
Table 100. Schematic Checklist (Sheet 3 of 26)
Checklist Items
I/O Type
(Default)
Recommendations Comments

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals