EasyManuals Logo

Intel EP80579 Guide

Intel EP80579
347 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #295 background imageLoading...
Page #295 background image
Intel
ยฎ
EP80579 Integrated Processor Product Lineโ€”Schematics Checklist
Intel
ยฎ
EP80579 Integrated Processor Product Line
Platform Design Guide May 2010
295 Order Number: 320068-005US
SIU_DTR[2:1]# I/O
โ€ข Connect signals appropriately
to RS-232 Transceiver
Strapping Options:
SIU_DTR[1]# -
(SIW Config Port Address
Select)
โ€ข 0 = SIW IO Addresses are 20Eh
and 20Fh
โ€ข 1 = SIW IO Addresses are 04Eh
and 04Fh (default)
โ€ข UART Port[2:1] Data Terminal
Ready: When low, these pins inform
the modem or data set that the
UART ports are ready to establish a
communication link.
Note:
โ€ข SIU_DRT[1]# is sampled on Power-
up to select SIW Configuration Port
Address. This strap selects the IO
Address for the Serial I/O Unit and
Watchdog Time
โ€ข Signals have 50Kฮฉ internal pull-ups
Note:
โ€ข SIU_DTR[1] need to be strapped
appropriately even if the port is not
used or not connected to an
interfacing device.
โ€ข SIU_DTR[2] can be left as no
connect (NC) if the port is not used.
โ€ข Do not strap or drive SIU_DTR[2]
signal low during power-up until the
CPURST# signal is de-asserted.
SIU_RI[2:1]# I/O
โ€ข Connect signals appropriately
to RS-232 Transceiver
โ€ข UART Port[2:1] Ring Indicator:
Active low, these pins indicate that
a telephone ringing signal has been
received by the external agents for
UART port [2:1].
Note:
โ€ข Must be pulled high through a 10
Kฮฉ resistor when the port is not
connected to an interfacing device
SIU_RTS[2:1]# I/O
โ€ข Connect signals appropriately
to RS-232 Transceiver
โ€ข UART Port[2:1] Request To Send:
When low these pins inform the
modem or data set that UART ports
want to send data on an established
communication link. The RTS#
output signal can be set to an active
low by programming the RTS (bit 1)
of the Modem Control Register to a
logic โ€˜1โ€™. A Reset operation sets this
signal to its inactive state (logic โ€˜1โ€™).
LOOP mode operation holds this
signal in its inactive state
โ€ข Signals have 50Kฮฉ internal pull-ups
Note:
โ€ข Signal can be left as NC when the
port is not connected to an
interfacing device
โ€ข Do not strap or drive SIU_RTS[1] or
SIU_RTS[2] signal low during
power-up until the CPURST# signal
is de-asserted.
Table 100. Schematic Checklist (Sheet 12 of 26)
Checklist Items
I/O Type
(Default)
Recommendations Comments

Table of Contents

Other manuals for Intel EP80579

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel EP80579 and is the answer not in the manual?

Intel EP80579 Specifications

General IconGeneral
BrandIntel
ModelEP80579
CategoryComputer Hardware
LanguageEnglish

Related product manuals