EasyManua.ls Logo

GigaDevice Semiconductor GD32F3x0 - Page 17

Default Icon
665 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
GD32F3x0 User Manual
17
Figure 16-39. EAPWM timechart ....................................................................................................... 318
Figure 16-40. CAPWM timechart ....................................................................................................... 318
Figure 16-41. Restart mode ................................................................................................................ 320
Figure 16-42. Pause mode .................................................................................................................. 320
Figure 16-43. Event mode ................................................................................................................... 320
Figure 16-44. Single pulse mode TIMERx_CHxCV = 4 TIMERx_CAR=99 ............................... 322
Figure 16-45. General level2 timer block diagram ....................................................................... 348
Figure 16-46. Timing chart of internal clock divided by 1 .......................................................... 349
Figure 16-47. Timing chart of PSC value change from 0 to 2.................................................... 350
Figure 16-48. Timing chart of up counting mode, PSC=0/2 ....................................................... 351
Figure 16-49. Timing chart of up counting mode, change TIMERx_CAR on the go ........... 351
Figure 16-50. Channel input capture principle .............................................................................. 352
Figure 16-51. Output-compare under three modes ..................................................................... 354
Figure 16-52. PWM mode timechart ................................................................................................. 355
Figure 16-53. General level3 timer block diagram ....................................................................... 367
Figure 16-54. Timing chart of internal clock divided by 1 .......................................................... 368
Figure 16-55. Timing chart of PSC value change from 0 to 2.................................................... 369
Figure 16-56. Timing chart of up counting mode, PSC=0/2 ....................................................... 370
Figure 16-57. Timing chart of up counting mode, change TIMERx_CAR on the go ........... 371
Figure 16-58. Repetition counter timing chart of up counting mode ...................................... 372
Figure 16-59. Channel input capture principle .............................................................................. 373
Figure 16-60. Output-compare under three modes ..................................................................... 375
Figure 16-61. PWM mode timechart ................................................................................................. 376
Figure 16-62. Complementary output with dead-time insertion. .............................................. 378
Figure 16-63. Output behavior in response to a break(The break high active) .................... 379
Figure 16-64. Restart mode ................................................................................................................ 380
Figure 16-65. Pause mode .................................................................................................................. 380
Figure 16-66. Event mode ................................................................................................................... 381
Figure 16-67. Single pulse mode TIMERx_CHxCV = 4 TIMERx_CAR=99 ............................... 382
Figure 16-68. General level4 timer block diagram ....................................................................... 404
Figure 16-69. Timing chart of internal clock divided by 1 .......................................................... 405
Figure 16-70. Timing chart of PSC value change from 0 to 2.................................................... 406
Figure 16-71. Timing chart of up counting mode, PSC=0/2 ....................................................... 407
Figure 16-72. Timing chart of up counting mode, change TIMERx_CAR on the go ........... 408
Figure 16-73. Repetition counter timing chart of up counting mode ...................................... 409
Figure 16-74. Channel input capture principle .............................................................................. 410
Figure 16-75. Output-compare under three modes ..................................................................... 412
Figure 16-76. PWM mode timechart ................................................................................................. 413
Figure 16-77. Complementary output with dead-time insertion. .............................................. 415
Figure 16-78. Output behavior in response to a break (The break high active) ................... 416
Figure 16-79. Single pulse mode TIMERx_CHxCV = 0x04 TIMERx_CAR=0x60 .................... 417
Figure 16-80. Basic timer block diagram ........................................................................................ 434
Figure 16-81. Timing chart of internal clock divided by 1 .......................................................... 435
Figure 16-82. Timing chart of PSC value change from 0 to 2.................................................... 436

Table of Contents