EasyManua.ls Logo

Broadcom NetXtreme/NetLink BCM5718 Series

Broadcom NetXtreme/NetLink BCM5718 Series
593 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Ethernet MAC (EMAC) RegistersBCM5718 Programmer’s Guide
Broadcom®
January 29, 2016 5718-PG108-R Page 310
EMAC Mode Register (offset: 0x400)
Name Bits Access
Default
Value
Description
Reserved 31:30 RO 0
Mac loop back mode control 29 RW 1 1: gate off outgoing TX data path when EMAC
loopback mode is enabled.
0: TX data will show up in normal functional path
as well as MAC loopback path.
Enable APE TX path 28 RW 0 This bit must be written a 1 for the EMAC to
transmit APE packets.
Enable APE RX path 27 RW 0 This bit must be written a 1 for APE subsystem to
receive packets from the EMAC
Free Running ACPI 26 RW 0 When this bit is set, the ACPI state machine will
continue running when a match is found. When
this bit is clear, the ACPI state machine will halt
when a match is found.
Halt Interesting packet PME 25 RW 0 When this bit is set, the WOL signal will not be
asserted on an interesting packet match.
Keep Frame in WOL 24 RW 0
Enable FHDE 23 RW 0 Enable receive Frame Header DMA engine.
Must be set for normal operation.
Enable RDE 22 RW 0 Enable RDMA engine.
Must be set for normal operation.
Enable TCE 21 RW 0 Enable Transmit DMA engine.
Reserved 20 RO 0
ACPI Power-on Enable 19 RW 0 Enable Wake on LAN filters when in power-down
mode
Magic Packet Detection
Enable
18 RW 0 Enable Magic Packet detection
Send Config Command 17 RW 0 Send config commands when in TBI mode
Flush TX statistics 16 RW 0 Write transmit statistics to external memory.
This bit is self-clearing.
Clear TX statistics 15 RW 0 Clear transmit statistics internal RAM.
This bit is self-clearing.
Enable TX Statistics 14 RW 0 Enable transmit statistics external updates
Flush RX Statistics 13 RW 0 Write receive statistics to external memory.
This bit is self-clearing.
Clear RX Statistics 12 RW 0 Clear receive statistics internal RAM.
This bit is self-clearing.
Enable RX Statistics 11 RW 0 Enable receive statistics external updates.
Reserved 10 RO 0
Max Defer 9 RW 0 Enable Max Deferral checking statistic.
Enable TX Bursting 8 RW 0 Enable transmit bursting in Gigabit half-duplex
mode.

Table of Contents

Related product manuals