EasyManua.ls Logo

Broadcom NetXtreme/NetLink BCM5718 Series

Broadcom NetXtreme/NetLink BCM5718 Series
593 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
10h1Fh Register Map Detailed DescriptionBCM5718 Programmer’s Guide
Broadcom®
January 29, 2016 5718-PG108-R Page 513
--------------------------------------------
PHY 0x18 Shadow 0x1 register read Procedure
--------------------------------------------
int value;
phy_write(0x18, 0x1007); //switch to shadow 0x1
valu = phy_read(0x18);
--------------------------------------------
PHY 0x18 Shadow 0x2 register write Procedure
--------------------------------------------
int wdata;
phy_write(0x18, 0x2007); //switch to shadow 0x2
phy_write(0x18, wdata | 0x2 );
18h: 10BASE-T Register (Shadow Register Selector = “001”)
Note: Register Reads/Writes Description
Write register 18h, bits [2:0] = 111 This selects the Miscellaneous Control register, shadow 7h.
All reads must be performed through the Miscellaneous Control register.
Bit 15 = 0 This allows only bits [14:12] and bits [2:0] to be written.
Bits [14:12] = zzz This selects shadow register zzz to be read.
Bits [11: 3] = <don't care> When bit 15 = 0, these bits are ignored.
Bits [2:0] = 111 This sets the Shadow Register Select to 111 (Miscellaneous Control
register).
Read register 18h Data read back is the value from shadow register zzz.
Note: Register Writes Description
Set Bits [15:3] = Preferred write values Bits [15:3] contain the desired bits to be written to.
Set Bits [2:0] = yyy This enables shadow register yyy to be written.
For shadow 7h, bit 15 must also be written.
Bit Name RW Description Default
15 MANCHESTER CODE
ERROR
RO
LH
1 = manchester code error (10BASE-T)
0 = no manchester code error
0
14 EOF ERROR RO
LH
1 = EOF detection error (10BASE-T)
0 = no EOF detection error
0
13 POLARITY ERROR RO 1 = channel polarity inverted
0 = channel polarity correct
0
12 BLOCK RXDV
EXTENSION (IPG)
RW 1 = block rxdv for 4 additional rxc cycles for ipg
0 = normal operation
0
Bit Name RW Description Default

Table of Contents

Related product manuals