EasyManua.ls Logo

Broadcom NetXtreme/NetLink BCM5718 Series

Broadcom NetXtreme/NetLink BCM5718 Series
593 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Miscellaneous Control RegistersBCM5718 Programmer’s Guide
Broadcom®
January 29, 2016 5718-PG108-R Page 483
EAV Ref Count Snapshot LSB[0] Reg (offset 0x6910)
This LSB & MSB pair captures the EAV Reference Count when externally triggered by the desired TimeSync/
APE_GPIO pin–a toggle serves a trigger. The only legal sequence of accessing this pair is Read-LSB followed
by Read-MSB.
Name Bits Access
Default
Value
Description
Reserved 31:30 RO 00
APE_GPIO[3] Mapping 29:27 RW 000 Same as below.
APE_GPIO[2] Mapping 26:24 RW 000 Same as below.
APE_GPIO[1] Mapping 23:21 RW 000 Same as below.
APE_GPIO[0] Mapping 20:18 RW 000 An APE_GPIO[n] pin is mapped to 1588 input/
output via this field:
000 => Do not use APE_GPIO[n] pin
001 => Reserved
010 => Reserved
011 => Reserved
100 => Use as Snap-Shot[0] Input Trigger
101 => Use as Snap-Shot[1] Input Trigger
110 => Use as Time Watchdog[0] Output
111 => Use as Time Watchdog[1] Output
TimeSync_GPIO Mapping 17:16 RW 00 The MAC/Port dedicated TimeSync_GPIO pin is
mapped via this field:
00 => Use as Snap-Shot[0] Input Trigger
01 => Use as Snap-Shot[1] Input Trigger
10 => Use as Time Watchdog[0] Output
11 => Use as Time Watchdog[1] Output
Reserved 15:12 RO 0x0
Reset on Network Link
Down -> Up
11 RW 0
Reset on Network Link Up
-> Down
10 RW 0
Reset on GRC Reset &
PCIe FLR
9 RW 0 Reset on GRC Reset pulse.
Reset on PCIe reset 8 RW 0 Reset on de-asserting edge of PCIe Reset.
Reserved 7:3 RO 0x0
Resume EAV Ref Count 2 W1C 0
Stop EAV Ref Count 1 RW 0
Reset EAV Ref Count 0 W1C 0

Table of Contents

Related product manuals