EasyManua.ls Logo

Broadcom NetXtreme/NetLink BCM5718 Series

Broadcom NetXtreme/NetLink BCM5718 Series
593 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Ethernet MAC (EMAC) RegistersBCM5718 Programmer’s Guide
Broadcom®
January 29, 2016 5718-PG108-R Page 312
EMAC Event Enable Register (offset: 0x408)
MII Completion 22 W2C 0 Management interface transaction has
completed.
Generates an attention when enabled.
Reserved 21:13 RO 0
Link State Changed 12 RO 0 Set when the link state has changed
Generates an attention when enabled by bit 12 of
the EMAC Event Enable register.
Clear this attention by writing 1 to Sync Changed
(bit 4) and Config changed (bit 3).
Reserved 11:0 RO 0
Name Bits Access
Default
Value
Description
Reserved 31:30 RO 0
Enable TX Offload Error
Interrupt
29 RW 0 Enables or unmasks the interrupt associated
with Reg 0x404[29].
Interesting packet PME
Attention Enable
28 RW 0 When this bit is set, an attention will be asserted
on an interesting packet match.
TX Statistics Overrun 27 RW 0 Enable attention when transmit statistics block
has overrun.
RX Statistics Overrun 26 RW 0 Enable attention when receive statistics block
has overrun.
ODI Error 25 RW 0 Enable attention when an output data interface
block has an overrun or underrun.
AP Error 24 RW 0 Enable attention when the auto-polling interface
has an error.
MII Interrupt 23 RW 0 Enable attention when the Management
Interface is signaling an interrupt.
MII Completion 22 RW 0 Enable attention when the Management
Interface transaction has completed.
Reserved 21:13 RO 0
Link State Changed 12 RW 0 Enable attention when the link has changed
state.
Reserved 11:0 RO 0
Name Bits Access
Default
Value
Description

Table of Contents

Related product manuals