EasyManua.ls Logo

R&S ZNB - Page 1299

R&S ZNB
1496 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Command Reference
R&S
®
ZNB/ZNBT
1299User Manual 1173.9163.02 ─ 55
Example:
STAT:QUES:LIMit:COND?
Query the CONDition part of the QUEStionable:LIMit1 reg-
ister to retrieve the current status of the limit check.
Usage: Query only
STATus:QUEStionable:ENABle <BitPattern>
STATus:QUEStionable:INTegrity:ENABle <BitPattern>
STATus:QUEStionable:INTegrity:HARDware:ENABle <BitPattern>
STATus:QUEStionable:LIMit<Lev>:ENABle <BitPattern>
Sets the enable mask which allows true conditions in the EVENt part of the
QUEStionable... registers to be reported in the summary bit. If a bit is 1 in the
enable register and its associated event bit transitions to true, a positive transition will
occur in the summary bit (e.g. bit 10 of the QUEStionable register for the LIMit1
register, bit 0 of the LIMit1 register for the LIMit2 register).
See also Chapter 7.5.1, "Overview of Status Registers", on page 763 and Chap-
ter 7.5.5, "Reset Values of the Status Reporting System", on page 775.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 769.
Parameters:
<BitPattern> Range: 0 to 65535 (decimal representation)
*RST: n/a
Example:
STAT:QUES:LIM2:ENAB 6
Set bits no. 1 and 2 of the QUEStionable:LIMit2:ENABle
register
STATus:QUEStionable:NTRansition <BitPattern>
STATus:QUEStionable:INTegrity:NTRansition <BitPattern>
STATus:QUEStionable:INTegrity:HARDware:NTRansition <BitPattern>
STATus:QUEStionable:LIMit<Lev>:NTRansition <BitPattern>
Sets the negative transition filters of the QUEStionable... status registers. If a bit is
set, a 1 to 0 transition in the corresponding bit of the associated condition register cau-
ses a 1 to be written in the associated bit of the corresponding event register.
Suffix:
<Lev>
.
Selects one of the two QUEStionable:LIMit registers; see
"STATus:QUEStionable:LIMit<1|2>" on page 769.
Parameters:
<BitPattern> Range: 0 to 65535 (decimal representation)
*RST: n/a
Example:
STAT:QUES:LIM2:NTR 6
Set bits no. 1 and 2 of the
QUEStionable:LIMit2:NTRansition register
SCPI Command Reference

Table of Contents

Related product manuals