RM0008 Flexible static memory controller (FSMC)
Doc ID 13902 Rev 12 499/1096
21.5.4 NOR Flash/PSRAM controller asynchronous transactions
Asynchronous static memories (NOR Flash, SRAM)
● Signals are synchronized by the internal clock HCLK. This clock is not issued to the
memory
● The FSMC always samples the data before de-asserting the chip select signal NE. This
guarantees that the memory data-hold timing constraint is met (chip enable high to
data transition, usually 0 ns min.)
● When extended mode is set, it is possible to mix modes A, B, C and D in read and write
(it is for instance possible to read in mode A and write in mode B).
Mode 1 - SRAM/CRAM
Figure 187. Mode1 read accesses
A[25:0]
NOE
(ADDSET +1) (DATAST + 1)
Memory transaction
Data strobe
NEx
D[15:0]
HCLK cycles
HCLK cycles
NWE
NBL[1:0]
data driven
by memory
ai14720c
High
2 HCLK
cycles
Data sampled
To Next Page
Loading...
