Flexible static memory controller (FSMC) RM0008
498/1096 Doc ID 13902 Rev 12
21.5.3 General timing rules
Signals synchronization
● All controller output signals change on the rising edge of the internal clock (HCLK)
● In synchronous write mode (PSRAM devices), the output data changes on the falling
edge of the memory clock (CLK)
To Next Page
Loading...
