To Next Page

To Previous Page

Chrom-Art Accelerator™ controller (DMA2D) RM0090

354/1749 RM0090 Rev 18

11.5.2 DMA2D Interrupt Status Register (DMA2D_ISR)

Address offset: 0x0004

Reset value: 0x0000 0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

CEIF CTCIF CAEIF TWIF TCIF TEIF

rrrrrr

Bits 31:6 Reserved, must be kept at reset value

Bit 5 CEIF: Configuration error interrupt flag

This bit is set when the START bit of DMA2D_CR, DMA2DFGPFCCR or

DMA2D_BGPFCCR is set and a wrong configuration has been programmed.

Bit 4 CTCIF: CLUT transfer complete interrupt flag

This bit is set when the CLUT copy from a system memory area to the internal DMA2D

memory is complete.

Bit 3 CAEIF: CLUT access error interrupt flag

This bit is set when the CPU accesses the CLUT while the CLUT is being automatically

copied from a system memory to the internal DMA2D.

Bit 2 TWIF: Transfer watermark interrupt flag

This bit is set when the last pixel of the watermarked line has been transferred.

Bit 1 TCIF: Transfer complete interrupt flag

This bit is set when a DMA2D transfer operation is complete (data transfer only).

Bit 0 TEIF: Transfer error interrupt flag

This bit is set when an error occurs during a DMA transfer (data transfer or automatic

CLUT loading).

ST STM32F405 User Manual

Questions and Answers: