EasyManuals Logo

ST STM32F405 User Manual

ST STM32F405
1749 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #1268 background imageLoading...
Page #1268 background image
USB on-the-go full-speed (OTG_FS) RM0090
1268/1749 RM0090 Rev 18
Device-mode CSR map
These registers must be programmed every time the core changes to device mode.
OTG_FS_HPRT 0x440
OTG_FS Host port control and status register (OTG_FS_HPRT) on
page 1295
OTG_FS_HCCHARx
0x500
0x520
...
0x5E0
OTG_FS Host channel-x characteristics register (OTG_FS_HCCHARx)
(x = 0..7, where x = Channel_number) on page 1298
OTG_FS_HCINTx 0x508
OTG_FS Host channel-x interrupt register (OTG_FS_HCINTx) (x = 0..7,
where x = Channel_number) on page 1299
OTG_FS_HCINTMSKx 0x50C
OTG_FS Host channel-x interrupt mask register (OTG_FS_HCINTMSKx)
(x = 0..7, where x = Channel_number) on page 1300
OTG_FS_HCTSIZx 0x510
OTG_FS Host channel-x transfer size register (OTG_FS_HCTSIZx)
(x = 0..7, where x = Channel_number) on page 1301
Table 199. Host-mode control and status registers (CSRs) (continued)
Acronym
Offset
address
Register name
Table 200. Device-mode control and status registers
Acronym
Offset
address
Register name
OTG_FS_DCFG 0x800 OTG_FS device configuration register (OTG_FS_DCFG) on page 1302
OTG_FS_DCTL 0x804 OTG_FS device control register (OTG_FS_DCTL) on page 1303
OTG_FS_DSTS 0x808 OTG_FS device status register (OTG_FS_DSTS) on page 1304
OTG_FS_DIEPMSK 0x810
OTG_FS device IN endpoint common interrupt mask register
(OTG_FS_DIEPMSK) on page 1305
OTG_FS_DOEPMSK 0x814
OTG_FS device OUT endpoint common interrupt mask register
(OTG_FS_DOEPMSK) on page 1306
OTG_FS_DAINT 0x818
OTG_FS device all endpoints interrupt register (OTG_FS_DAINT) on
page 1307
OTG_FS_DAINTMSK 0x81C
OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK) on
page 1308
OTG_FS_DVBUSDIS 0x828
OTG_FS device V
BUS
discharge time register (OTG_FS_DVBUSDIS) on
page 1308
OTG_FS_DVBUSPULSE 0x82C
OTG_FS device V
BUS
pulsing time register (OTG_FS_DVBUSPULSE)
on page 1308
OTG_FS_DIEPEMPMSK 0x834
OTG_FS device IN endpoint FIFO empty interrupt mask register:
(OTG_FS_DIEPEMPMSK) on page 1309
OTG_FS_DIEPCTL0 0x900
OTG_FS device control IN endpoint 0 control register
(OTG_FS_DIEPCTL0) on page 1309

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F405 and is the answer not in the manual?

ST STM32F405 Specifications

General IconGeneral
BrandST
ModelSTM32F405
CategoryComputer Hardware
LanguageEnglish

Related product manuals