EasyManua.ls Logo

AMD Elan SC520 - Page 427

AMD Elan SC520
444 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Index
Élan™SC520 Microcontroller Users Manual Index-13
Master DMA Controller Temporary (MSTDMATMP)
register
function, 14-8
Master DMA General Mask (MSTDMAGENMSK)
register
function, 14-8
usage, 14-20
Master DMA Mask Reset (MSTDMAMSKRST) register
function, 14-8
Master PIC Initialization Control Word 1 (MPICICW1)
register
function, 15-6
usage, 15-16, 15-18
Master PIC Initialization Control Word 2 (MPICICW2)
register
function, 15-6
usage, 15-16, 15-18
Master PIC Initialization Control Word 3 (MPICICW3)
register
function, 15-7
usage, 15-16, 15-17, 15-18, 15-19
Master PIC Initialization Control Word 4 (MPICICW4)
register
function, 15-7
usage, 15-16, 15-17, 15-18
Master PIC In-Service (MPICISR) register
function, 15-6
usage, 15-17
Master PIC Interrupt Mask (MPICINTMSK) register
function, 15-7
usage, 15-17
Master PIC Interrupt Mode (MPICMODE) register
function, 15-4
Master PIC Interrupt Request (MPICIR) register
function, 15-6
Master PIC Operation Control Word 2 (MPICOCW2)
register
function, 15-6
usage, 15-17
Master PIC Operation Control Word 3 (MPICOCW3)
register
function, 15-6
usage, 15-17
Master Retry Time-Out (PCIMRETRYTO) register
function, 9-8
usage, 9-12, 9-28
Master Software DRQ(n) Request (MSTDMASWREQ)
register
function, 14-7
MATCH bit field, 4-17
MBIT_ERR bit field, 10-27
MD31–MD0 signals
control, 10-10, 10-19, 23-4
description, 2-5, 2-6
usage, 10-6, 10-9, 24-4, 24-6
MECC6–MECC0 signals
control, 10-10, 10-19, 23-4
description, 2-5
usage, 10-9
MEM_ENB bit field, 9-11, 9-18
Memory Data Bus signals.
See
MD31–MD0 signals.
Memory Error Correction Code signals.
See
MECC6
MECC0 signals.
memory map.
See
address mapping.
memory-mapped configuration region, 4-1, 4-9
memory space, 4-4
priority, 4-17
relocating, 4-11, 4-17
memory-mapped configuration region (MMCR)
integrated memory-mapped peripherals, 4-10
MMCR.
See
memory-mapped configuration region.
See also
address mapping.
MODE bit field, 12-7
MPICICW1 register, 15-6
MPICICW2 register, 15-6
MPICICW3 register, 15-7
MPICICW4 register, 15-7
MPICINTMSK register, 15-7
MPICIR register, 15-6
MPICISR register, 15-6
MPICMODE register, 15-4
MPICOCW2 register, 15-6
MPICOCW3 register, 15-6
MSBF_ENB bit field, 22-5
MSTDMACBP register, 14-7
MSTDMACTL register, 14-7
MSTDMAGENMSK register, 14-8
MSTDMAMODE register, 14-7
MSTDMAMSK register, 14-7
MSTDMAMSKRST register, 14-8
MSTDMARST register, 14-8
MSTDMASTA register, 14-7
MSTDMASWREQ register, 14-7
MSTDMATMP register, 14-8
MSTINTADD register, 9-7
MULT_INT_ENB bit field, 10-27
N
NMI.
See
programmable interrupt controller (PIC).
NMI_DONE bit field, 15-14
NMI_ENB bit field, 6-7, 15-14, 15-20, 20-10

Table of Contents